Friday, December 19, 2014
Search
  
Submit your own News for
inclusion in our Site.
Click here...
Breaking News
T-Mobile to Pay $90 Million To Settle Case With FCC
New Trojan Targetted Banks Wordlwide
FBI Confirms North Korea Was Behind Sony Hack
Apple Responds To BBC's Allegations Over Working Conditions In Chinese Factory
BlackBerry Returns To Cash Flow
Comparison: Quantum Dot Vs. OLED Displays
Toshiba and SK Hynix Reach Settlement in Lawsuit Ahead Of CES
Google Concerned About MPAA's Actions To Revive SOPA
Active Discussions
Digital Audio Extraction and Plextools
Will there be any trade in scheme for the coming PSP Go?
Hello, Glad to be Aboard!!!
Best optical drive for ripping CD's? My LG 4163B is mediocre.
Hi All!
cdrw trouble
CDR for car Sat Nav
DVD/DL for Optiarc 7191S at 8X
 Home > News > General Computing > TSMC Un...
Last 7 Days News : SU MO TU WE TH FR SA All News

Friday, February 26, 2010
TSMC Unveils Roadmap to 20nm Process


Taiwan Semiconductor Manufacturing Co Ltd (TSMC) on Thursday outlined its latest developments and process technologies that will be introduced for the 45/40nm, 32/28nm and 22/20nm processes.

Shang-Yi Chiang, the company's SVP of R&D, delivered a lecture at the TSMC 2010 Executive Forum on Leading Edge Technology Feb 24, 2010, in Yokohama, Japan.

Chiang discussed TSMC's 40-nm capacity, yield issues, high-k and lithography. The EE Times web site has posted a transcript of the presentation.

TSMC has been struggling to maintan efficient capacity to catch up with the high demand for 40nm chips. Nvidia and others have delayed their 40nm solutions due to TSMC's low production volume, at least in the early stages. Mr. Chiang said that currently there is just one fab ready to tape production of 40 nanometer, capable of producing about 80,000 (12-inch) wafers per quarter. He added that the company has been working very hard to make up the volume and expects that the production would be doubled by the end of this year.

In addition, Mr. Chang admitted that TSMC had struggled with 40-nm yield issues. However, the problem was resolved in the second half of last year. The defect density was reduced to 0.1-0.3/(inch)2 in the third and fourth quarters of 2009. The number of tape-outs increased at a rapid rate, and half of the taped-out chips are now being mass-produced, TSMC said.

The new technologies introduced for the 45/40nm process are ArF immersion exposure, the third-generation strained silicon and a low-k interlayer insulating film whose dielectric constant was lowered to 2.5.

TSMC has decided to stop its 32-nanometer process addressing all resources on the development of the 28nm process. Risk production for the 28nm low power (LP) SiON process is scheduled for the end of June, Chiang said. The 28LP process will support applications like cellular baseband, application processors, wireless connectivity, and portable consumer electronics.

Also, TSMC will introduce the fourth-generation strained silicon and low-resistance Cu wiring. The company said that it managed to lower the resistance of Cu wiring by improving the flatness of the boundary surfaces of the Cu and barrier metal to prevent electrons flowing on the surface of the wiring from scattering.

As the company outlined last September, SiON gate insulating film is used for the low-power type (28LP) while a high-dielectric gate insulating film and a metal gate electrode (high-k/metal gate) are used for the high-performance type (28HP) and the medium-speed, low-leakage type (28HPL).

Regarding high-k metal gate (28 HP) for the high performance applications, Chang said that it would be introduced in the end of September, followed by the 28PHL in December. This will be the first high-k metal gate introduction for the low power application.

Currently, the yield rate of the 64-Mbit SRAM (28nm) is currently 65% for the 28LP, 27% for the 28HP and 15% for the 28HPL.

Going forward, TSMC plans to introduce 22 nanometer node about two years after we introduce 28 nanometer, sometime in the Q3 of 2012, (high performance). A low power version is expected to be ready in the end of Q1 2013. The company hopes that it would be ready to apply the second generation high-k metal gate for the 20nm process.

Besides TSMC, IBM and GLOBALFOUNDRIES have initiated researches designed to enable the scaling of semiconductor components to the 22 nanometer node and beyond.

At the 2009 Symposium on VLSI Technology in Kyoto, Japan (June 2009) GLOBALFOUNDRIES reported the first demonstration of a technique that allows the equivalent oxide thickness (EOT) in a high-k metal gate (HKMG) transistor to scale down to well beyond the level required for the 22nm node, while maintaining a combination of low leakage, low threshold voltages, and superior carrier mobility.


Previous
Next
Corsair Launches Reactor Series and Nova Series Solid-State Drives        All News        New 3.3 cm Thin HD-compatible Mini-PC solution from Shuttle
Samsung Mass Producing Super-wide LCD Panels for Digital Information Displays     General Computing News      Microsoft Cripples Hacker Spam Network

Get RSS feed Easy Print E-Mail this Message

Related News
TSMC Chairman Sees Technical Hurdles In keeping Up With Moore's Law
TSMC To Make Intel's SoFIA Handset Chips
TSMC 16FinFET Plus Process Achieves Risk Production Milestone
Globalfoundries Invests In MRAM Maker Everspin
Glonbalfoundries Buy IBM's Micorelectronics Business
TSMC Said To Make New iPad Processor
ARM and TSMC Unveil Roadmap for 64-bit ARM-based Processors on 10FinFET Process
TSMC and ARM Announce 16nm FinFET Silicon with 64-bit ARM big.LITTLE Technology
TSMC Launches Ultra-Low Power Technology Platform for IoT and Wearable Devices
TSMC Delivers First 16FinFET Networking Processor
TSMC Acquires EUV Machines For 10nm Chips
TSMC 28HPC Process Enters Volume Production

Most Popular News
 
Home | News | All News | Reviews | Articles | Guides | Download | Expert Area | Forum | Site Info
Site best viewed at 1024x768+ - CDRINFO.COM 1998-2014 - All rights reserved -
Privacy policy - Contact Us .