Sunday, December 21, 2014
Search
  
Submit your own News for
inclusion in our Site.
Click here...
Breaking News
Samsung Introduces SE790C Curved Monitor
Chinese Motion-sensing VR Glasses Coming On Kickstarter
Kodak Returns To CES With Consumer Product Line
North Korea Suggests Joint Inverstigation With U.S. Over Sony Hacking
T-Mobile to Pay $90 Million To Settle Case With FCC
New Trojan Targetted Banks Wordlwide
FBI Confirms North Korea Was Behind Sony Hack
Apple Responds To BBC's Allegations Over Working Conditions In Chinese Factory
Active Discussions
Digital Audio Extraction and Plextools
Will there be any trade in scheme for the coming PSP Go?
Hello, Glad to be Aboard!!!
Best optical drive for ripping CD's? My LG 4163B is mediocre.
Hi All!
cdrw trouble
CDR for car Sat Nav
DVD/DL for Optiarc 7191S at 8X
 Home > News > General Computing > Toshiba...
Last 7 Days News : SU MO TU WE TH FR SA All News

Monday, February 09, 2009
Toshiba Develops Highest Density Non-volatile RAM


Toshiba today announced the prototype of a new FeRAM ?Ferroelectric Random Access Memory? that redefines industry benchmarks for density and operating speed.

The new chip realizes storage of 128-megabits and read and write speeds of 1.6-gigabytes a second, the most advanced combination of performance and density yet achieved. Full details of the new FeRAM will be presented this week at the International Solid-State Circuits Conference 2009 (ISSCC2009) in San Francisco, USA.

The new FeRAM modifies Toshiba's original chainFeRAM architecture, which contributes to chip scaling, with a new architecture that prevents cell signal degradation, the usual tradeoff from chip scaling. The combination realizes an upscaled FeRAM with a density of 128-megabit. Furthermore, a new circuit that predicts and controls the fluctuations of power supply supports high-speed data transfers. This allowed integration of DDR2 interface to maximize data transfers at a high throughput at low power consumption, realizing read and write speeds of 1.6 gigabytes a second. In developing the new FeRAM, Toshiba broke its own record of 32-megabit density and 200-megabit data transfers, pushing performance to eight times faster than the transfer rate and density of the previous records and the fastest speed of any non-volatile RAM.

FeRAM combines the fast operating characteristics of DRAM with flash memory's ability to retain data while powered off, attributes that continue to attract the attention of the semiconductor industry. Toshiba said that it would continue R&D in FeRAM, aiming for further capacity increases and eventual use in a wide range of applications, including the main memory of mobile phones, mobile consumer products, and cache memory applications in products such as mobile PCs and SSDs.

In the earlier generation of 64-megabit FeRAM employed a data-line design in which neighboring data-lines operated in sequence: one is off when the other is on. This allowed off lines to provide a noise barrier between on lines, contributing to chip scaling and fine performance. Previous chain architecture collected four data-lines but Toshiba has successfully increased the number of data-lines to eight, which led to a decrease in the total chip area.

Chip scaling causes signal degradation as the stored polarization of memory cell gets smaller. By shortening the data-line pitch and using chain architecture to decrease the number of memory cells connecting to sense amplifiers , Toshiba maintained the same cell signal level without any chip area penalty. Furthermore, improvement of the sensing technique reduced the parasitic capacitance and realized a reading signal of 200mV, sufficient for practical application.

A circuit that can predict power fluctuation during read/write and control the power supply was also added. This new circuit realizes the voltage required for read and write, allowing the new FeRAM to add a DDR2 interface and opening the way to practical use.

Main specifications:

Process 130 nanometer CMOS
Density 128 megabits
Cell size 0.252 μm2
Read/ write speed (bandwidth) 1.6 gigabytes/second (DDR2 interface)
Cycle time 83 nanoseconds
Access time 43 nanoseconds
Power supply 1.8V

At the same event, Intel announced its latest developments in the SRAM memory. The company said that it has made an SRAM memory prototype with a density of 291 Mbits using the 32nm technology.

NEC also announced 32Mbit MRAM prototypes.


Previous
Next
AMD Announces Phenom II CPUs For DDR3        All News        Gigabyte at CeBIT 2009
SanDisk to Mass Produce 64GB Memory Cards     General Computing News      NEC Sharpens Image Quality With Super-Resolution ASSP

Get RSS feed Easy Print E-Mail this Message

Related News
Toshiba and SK Hynix Reach Settlement in Lawsuit Ahead Of CES
Toshiba Announces 6TB Enterprise Capacity HDD Models
Toshiba's New Canvio AeroCast Wireless HDD Lets You Play Digital Content On Your TV
Toshiba Expands Line-up of Enterprise SSDs
Toshiba Launches ARM-Based Application Processors with Sound, Image Data-Mining and Security Functions
Toshiba Develops Low-bitrate SHVC Encoding Technique For Efficient HD to 4k Conversion
Toshiba's Enterprise PC Solution Uses BIOS to Secure Information Security
Toshiba and Cisco To Collaborate In Internet of Things Solutions
Toshiba Expands Its Lineup of Application Processors for Wearable Devices
Toshiba Offers New 4TB and 5TB Desktop HDDs
Toshiba Debuts New 2-in-1 Convertible PC with a 360-Degree Design
Toshiba Develops Lifelike Communication Android, Smart Glasses

Most Popular News
 
Home | News | All News | Reviews | Articles | Guides | Download | Expert Area | Forum | Site Info
Site best viewed at 1024x768+ - CDRINFO.COM 1998-2014 - All rights reserved -
Privacy policy - Contact Us .