Synopsys, Inc. introduced its 3DIC Compiler platform for the design and integration of complex 2.5 and 3D multi-die system in a package.

The company says that its new software provides a fully integrated and easy-to-use environment, offering architectural exploration, design, implementation, and signoff with signal, power, and thermal integrity optimizations.

With high demand for increasing silicon scalability and new system architectures, 2.5 and 3D multi-die integration have become paramount to meet system-level performance, power, area, and cost requirements. An increasing number of factors are driving system design teams to leverage multi-die integration to address new applications such as artificial intelligence and high-performance computing. These applications are driving new packaging architectures like chiplets and stacked-die, in combination with high-bandwidth or low-latency memory to be integrated in a package solution.

With the advent of 2.5D and 3D IC, the IC packaging requirements are much more like IC design requirements such as SoC-like scale, with hundreds of thousands of inter-die interconnects. Traditional IC packaging tools have been integrated, often loosely, with existing IC Design tools. However, they are often limited in scalability by their data models and begin to break with the more complex design requirements of recent complex 3DIC architectures. In addition, given the disjoint tools and loosely integrated flows, the 3DIC design schedules are unpredictable, long, and frequently non-convergent.

Synopsys' 3DIC Compiler is built on an IC design data model – enabling scalability in capacity and performance with more modern 3DIC structures. It provides a single environment with planning, architectural exploration, design, implementation, analysis, and sign off – all in one. In addition, the 3DIC Compiler offers user-friendly visualization capabilities such as 360° 3D view, cross probing, etc. for all views (architecture, planning, design, implementation, analysis, and signoff).

Synopsys has partnered with Ansys to integrate Ansys' RedHawk family of silicon-proven analysis capabilities with 3DIC Compiler. RedHawk generates highly accurate signal, thermal, and power data which are integrated into 3DIC Compiler for package design.