Thursday, October 02, 2014
Search
  
Submit your own News for
inclusion in our Site.
Click here...
Breaking News
Intel Releases Internet of Things Developer Kit
Twitter Invests $10 million On MIT Project Related To Social Data Analysis
Internet Explorer and the Windows 10 Preview
ARM Announces Device Platform and Free Operating System For Internet of Things Deployment
ZOTAC Injects Palm-Sized ZBOX nano XS with Double Dose of Performance
Corsair Releases The Flash Voyager Vega Flash Drive
Mozilla Unveils Firefox-powered Matchstick Streaming Adapter
New ARM Solutions Reduce Time to Market for FinFET Designs
Active Discussions
Yamaha CRW-F1UX
help questions structure DVDR
Made video, won't play back easily
Questions durability monitor LCD
Questions fungus CD/DVD Media, Some expert engineer in optical media can help me?
CD, DVD and Blu-ray burning for Android in development
IBM supercharges Power servers with graphics chips
Werner Vogels: four cloud computing trends for 2014
 Home > News > PC Parts > Toshiba...
Last 7 Days News : SU MO TU WE TH FR SA All News

Wednesday, June 11, 2014
Toshiba STT-MRAM Memory Reduces Power Consumption Of Processors


Toshiba developed a high-performing, energy-efficient Spin Transfer Torque Magnetoresistive Random Access Memory (STT-MRAM) that replaces SRAM used as a cache memory for microprocessors.

The new STT-MRAM, may reduce the power consumption of the cache memory by about 60%, Toshiba said.

The L2-L4 cache memories used in the latest processors consume most of the power of the chip.

Generally, there is a trade-off between operation speed and leak power. An SRAM (6T-2MTJ)-type circuit structure offers a fast speed but leaves the path of leak current. On the other hand, a DRAM (1T-1MTJ)-type circuit structure eliminates the leak path but slows the operation speed.

In addition, cashe requires the formation of an Mbit-class array, but that means that the number of errors would be also increased due to process variation.

Toshiba developed circuit technologies to solve the challenges faced when researchers were previously trying to replace SRAM with STT-RAM.

For the first challenge, Toshiba introduced a dual-cell (2T-2MTJ)-type circuit using two MTJs that have complementary resistive states. This structure eliminates the leak path and increases the readout signal intensity because the signals of the two MTJs are read out, improving access speed. Toshiba says that the read time is improved to 4.1ns, which is close to that of SRAM. And the write time is 2.1ns, which is equivalent to that of SRAM.

For the second challenge, Toshiba employed a smart error detection technique that reduces the error rate by more than 90%, matching the an error rate equivalent to SRAM's.

The method reads out data in a normal mode first and switches to the "Salvage mode" when an error is detected. In the normal mode, data is read out from two MTJs constituting a memory cell at the same time. In the Salvage mode, data is read out from one MTJ at a time. As a result, it became possible to specify a bit that caused an error and correct it.




Previous
Next
EU Investigates Corporate Taxation Rules of Apple, Starbucks and Fiat Finance        All News        NTT Docomo Replaces Phone SIMs With Portable Device
Intel Licences Wireless Charging Technology     PC Parts News      Samsung Introduces New SD850 Business Monitor

Get RSS feed Easy Print E-Mail this Message

Related News
Everspin to Demo Spin-Torque MRAM at Flash Memory Summit 2014
GLOBALFOUNDRIES Joins Qualcomm, IMEC, In MRAM Research Efforts
Everspin 64Mb DDR3 ST-MRAM Offers 500X Performance of Flash

Most Popular News
 
Home | News | All News | Reviews | Articles | Guides | Download | Expert Area | Forum | Site Info
Site best viewed at 1024x768+ - CDRINFO.COM 1998-2014 - All rights reserved -
Privacy policy - Contact Us .