Monday, December 22, 2014
Search
  
Submit your own News for
inclusion in our Site.
Click here...
Breaking News
North Korean Internet Otage Fuels Speculation
Semiconductor Market Set for Strongest Growth in Four Years in 2014
New Asus Dual-camera Zenfone Coming At CES
Samsung Introduces SE790C Curved Monitor
Chinese Motion-sensing VR Glasses Coming On Kickstarter
Kodak Returns To CES With Consumer Product Line
North Korea Suggests Joint Inverstigation With U.S. Over Sony Hacking
T-Mobile to Pay $90 Million To Settle Case With FCC
Active Discussions
Digital Audio Extraction and Plextools
Will there be any trade in scheme for the coming PSP Go?
Hello, Glad to be Aboard!!!
Best optical drive for ripping CD's? My LG 4163B is mediocre.
Hi All!
cdrw trouble
CDR for car Sat Nav
DVD/DL for Optiarc 7191S at 8X
 Home > News > PC Parts > New Met...
Last 7 Days News : SU MO TU WE TH FR SA All News

Tuesday, November 19, 2013
New Methodology For Customized SoC Design Enables Higher Circuit Density


Fujitsu Semiconductor has developed a new design methodology that enables both the higher circuit density and the shorter development time, for 28nm SoC (System on a Chip) devices.

SoCs with 28nm process are required to have more and more functionality and performance, which drive the need for more circuits packed into the chip. Designing such SoCs is becoming increasingly complex and taking significantly longer development time, while addressing the power consumption is also becoming more challenging.

Fujitsu's new proprietary procedures have been implemented for estimating more layout-friendly floor plans, as well as for considering wiring routs and timing closure to optimize internal data buses. These steps will help minimize the "white space" in which no transistors are placed, and thus allow more circuits to fit in a chip.

The technology also automatically synthesizes the net list data for physical layout, without the need to manually change the logic design. This brings improved routability and ease of timing closure, resulting in less time required for final layout process, as well as even higher density integration.



Fujitsu says that incorporating the new methods can improve the circuit density by 33%, and reduce the time for final layout process to as short as one month. The company will integrate the method into its new Customized SoC Solutions, and will be available for the development of RTL-handoff SoCs for its customers.

Fujitsu will start accepting orders to develop SoCs using the new methodology in February 2014.




Previous
Next
Pioneer Unveils The CDJ-900NXS        All News        Salesforce.com and HP to Offer 'Superpod' To Enterprises
Goodreads and Kindle FreeTime Now Available on the Amazon Kindle Paperwhite     PC Parts News      Intel Announces "Thunderbolt Ready" Upgrade Program for PC Motherboards, Desktops and Workstation Computers

Get RSS feed Easy Print E-Mail this Message

Related News
Fujitsu Introduces Two Tablets for Businesses
Fujitsu Develops Sensing Middleware to Simplify Development of Sensing Applications
Fujitsu Develops LED Lighting Technology that "Shines" Data on Objects
Fujitsu Develops Design Technology for Allocating LTE-Advanced Base Stations
Fujitsu Launches Petabyte-scale New Hyper-scale Storage ETERNUS CD10000
Fujitsu Boosts Lineup of Smartphones and Tablets for the Enterprise
Fujitsu Develops Fast Recovery Process for Multiple Disk Failures
Fujitsu Relases New Extreme Series SSDs
Fujitsu, NTT, and NEC To Commercialize 400Gbps-class Optical Transmission Technology
Fujitsu, Panasonic Announce New Direction for Their Semiconductor Businesses
Fujitsu To Phase Out Chip Production
Fujitsu Technology Reduces Network Switches in Cluster Supercomputers

Most Popular News
 
Home | News | All News | Reviews | Articles | Guides | Download | Expert Area | Forum | Site Info
Site best viewed at 1024x768+ - CDRINFO.COM 1998-2014 - All rights reserved -
Privacy policy - Contact Us .