Wednesday, June 03, 2015
Search
  
Submit your own News for
inclusion in our Site.
Click here...
Breaking News
HP's Futuristic 'Machine' Computer To Reach Software Developers Next Year
Samsung Licenses ARM's Mali GPUs
New Aquaris E5 HD Ubuntu Edition Smartphone Launches in Spain
Computex: ASUS Showcases Pen Stick PC Powered By A Cherry Trail CPU
Apple Is Recalling Beats Pill XL Speakers
IBM Buys Blue Box to Accelerate Open Hybrid Clouds
Yahoo Gives Advertisers Fraud Verification Tools
Fujifilm and imec Demonstrate Full-color Organic light-emitting diodes With photoresist technology for organic semiconductors
Active Discussions
Copy a protected DVD?
roxio issues with xp pro
How to burn a backup copy of The Frozen Throne
Help make DVDInfoPro better with dvdinfomantis!!!
Copied dvd's say blank in computer only
menu making
Optiarc AD-7260S review
cdrw trouble
 Home > News > General Computing > TSMC Ou...
Last 7 Days News : SU MO TU WE TH FR SA All News

Wednesday, October 02, 2013
TSMC Outlines Path To 16nm While Costs And Complexity Rise


Taiwan Semiconductor Manufacturing Co. on Tuesday outlined the progress made on its 20nm and 16nm nodes, although cost are higher than in the past.

Speaking at the TSMC 2013 Open Innovation Platform Exosystem Forum held in Silicon Valley, October 1st, 2013, TSMC's design ecosystem member companies (Cadence, Mentor Graphics, Synopsys, ARM and more) outlined TSMC's future design challenges and roadmaps.

TSMC said it has already taped out several 20nm chips and expects to let its customers start designing 16nm FinFET chips before the end of the year. By the end of 2014 it expects it will have taped out 25 20nm designs and also work on many 16nm chips.

TSMC's execs said that the company out 1.3 million eight-inch equivalent wafers each month, some of them now down to 20nm geometries.

The 20nm node is the first to use double patterning, requiring more masks and more runs under an immersion lithography machine. Future nodes at 10nm and beyond are expected to require triple or even quadruple patterning, raising costs again.

The 16nm node will be TSMC's first use of vertical transistors or FinFETs. This means that the 16nm node adds FinFETs to the existing 20nm process so it provides little gain in packing in more transistors per area of die. Onthe other hand, it offers benefits in lower power and higher performance.

TSMC's current customers for 20nm include Oracle, Xilinx, Altera and Qualcomm.



Previous
Next
PS4 To Outsell Xbox One This Holiday Season: IDC        All News        DVD6C Files Lawsuit Against CDI Media
Samsung in Talks With BestBuy     General Computing News      3-D Drives Next-Generation NAND Flash

Get RSS feed Easy Print E-Mail this Message

Related News
TSMC To Move To 10nm Production in 2016
TSMC Solar Commercial-size Modules Achieve Record Efficiency
TSMC Start 10nm Manufacturing in mid-2016
TSMC Reports 65 pct Rise in Q1 Profit
TSMC Achieves EUV Productivity Milestone
TSMC Selling Sold ASML Stake
TSMC Sells LED Unit to Epistar
TSMC Chairman Sees Technical Hurdles In keeping Up With Moore's Law
TSMC To Make Intel's SoFIA Handset Chips
TSMC 16FinFET Plus Process Achieves Risk Production Milestone
TSMC Said To Make New iPad Processor
ARM and TSMC Unveil Roadmap for 64-bit ARM-based Processors on 10FinFET Process

Most Popular News
 
Home | News | All News | Reviews | Articles | Guides | Download | Expert Area | Forum | Site Info
Site best viewed at 1024x768+ - CDRINFO.COM 1998-2015 - All rights reserved -
Privacy policy - Contact Us .