Wednesday, October 18, 2017
Search
  
Submit your own News for
inclusion in our Site.
Click here...
Breaking News
Intel Advances Artificial Intelligence With Nervana Neural Network Processor
Razer Launches Quad-core Blade Stealth Laptop and Core V2 External Graphics Enclosure
Google Designed New Pixel Visual Core Chip Internally
The ZTE Axon M is the First Foldable Smartphone
New Microsoft Surface Book 2 Packs Real Power, Windows 10 Creators Update Release
NXP S32 Automotive Processing Platform Brings Future Vehicles to Market Faster
Google's Advanced Protection Program Adds Security Layers to Gmail
Qualcomm Debuts Snapdragon 636 Mobile Platform, X50 5G Modem For Mobiles
Active Discussions
Which of these DVD media are the best, most durable?
How to back up a PS2 DL game
Copy a protected DVD?
roxio issues with xp pro
Help make DVDInfoPro better with dvdinfomantis!!!
menu making
Optiarc AD-7260S review
cdrw trouble
 Home > News > Mobiles > Toshiba...
Last 7 Days News : SU MO TU WE TH FR SA All News

Friday, February 22, 2013
Toshiba Develops Low Power Technology for Embedded SRAM


Toshiba has developed an innovative low-power technology for embedded SRAM for application in smart phones and other mobile products.

The new technology reduces active and standby power in temperatures ranging from room temperature (RT) to high temperature (HT) by using a bit line power calculator (BLPC) and a digitally controllable retention circuit (DCRC). A prototype has been confirmed to reduce active and standby power consumption at 25C by 27% and 85%, respectively.

Typically, longer battery life requires lower power consumption in both high performance and low performance modes (MP3 decoding, background processing, etc.). As low performance applications require only tens of MHz operation, SRAM temperature remains around RT, where active and leakage power consumptions are comparable. Given this, the key issue is to reduce active and standby power from HT to RT.

Toshiba's new technology applies a BLPC and DCRC. The BLPC predicts power consumption of bit lines by using replicated bit lines to monitor the frequency of the ring oscillator. It minimizes the active power of the SRAM in certain conditions by monitoring the current consumption of the SRAM rest circuits. The DCRC decreases standby power in the retention circuit by periodically activating itself to update the size of the buffer of the retention driver.

Toshiba presented this development at the 2013 IEEE International Solid-State Circuit Conference in San Francisco, CA on February 20.


Previous
Next
PayPal Brings Mobile Payments To Europe        All News        OCZ Bundles Far Cry 3 PC Game With Its Vector SSD Series
Mobile World Congress Kicks Off On Monday     Mobiles News      Next LG Optimus G II To Use ARM-based Chips Developed In-house

Get RSS feed Easy Print E-Mail this Message

Related News
New Toshiba TR200 3D NAND SSDs Offer an Affordable Alternative to Hard Disks
Toshiba to Further Invest in Production Equipment for Fab 6 at Yokkaichi Operations
Western Digital Provides Its Aspect on Latest Developments Related to the Sandisk JV with Toshiba
Toshiba Signs Deal to Sell Chip Unit to Bain-led Group
SK Hynix to Invest 395 billion yen in Toshiba chip unit
Western Digital Tries to Block Toshiba's $18 Billion Memory Chip Unit Sale
Toshiba MG06 Series Includes 10TB Enterprise Capacity SATA HDD
Toshiba Formalizes Chips Sale to Bain Consortium, WD Steps up Legal Action
Toshiba Has Chosen Japan-U.S.-South Korea Group For its Chip Unit
Apple Could be Behind Toshiba's MoU With Bain Capital's Consortium
Toshiba Signs Memorandum to Accelerate Memory Chip Sale Talks With Bain-Sk Hynix Group
Toshiba in Ongoing Discussions for Chip Business Sale

Most Popular News
 
Home | News | All News | Reviews | Articles | Guides | Download | Expert Area | Forum | Site Info
Site best viewed at 1024x768+ - CDRINFO.COM 1998-2017 - All rights reserved -
Privacy policy - Contact Us .