Thursday, October 02, 2014
Search
  
Most Popular
Technology Previews
General Computing
WEB Reviews
Seagate Enterprise Capacity 3.5 V.3 4TB SAS 6Gb/s HDD Review
OCZ Vector 256GB SSD Review @ Custom PC Review
Gigabyte F2A85XM-D3H
NZXT Phantom 630
Auvio Bluetooth Portable Speaker Review
Corsair H90 CPU Cooler Review
BIOSTAR Hi-Fi Z77X (Intel Z77) Motherboard Review
Noctua NH-L9i Cooler Review on Technic3D
Breaking News
Apple CarPlay Update Now Available with Firmware for Pioneer NEX In-Dash Receiver Models
Philips to Appeal $467 Million Patent Infringement Lawsuit
Rovio to Slash 130 Jobs
Toshiba Offers Ultra-small e-MMC Embedded NAND Flash Memory Products
ARM and TSMC Unveil Roadmap for 64-bit ARM-based Processors on 10FinFET Process
LG Brings Its Ultra HD 4K OLED TV To The U.S.
New Portable Power Charger For Microsoft Phones
Intel Releases Internet of Things Developer Kit
Home > Technology Previews > General Computing

Saturday, January 26, 2002
Ultra 160 SCSI

2. Features

Ultra160 SCSI - Page 2

Source: Maxtor

- Double Transition Clocking

Double transition clocking changes the digital protocol to use both edges of the SCSI request/acknowledge signal to clock data. Data transfer rates can be doubled simply by increasing the speed of only the data lines. For example, request/acknowledge signal on Ultra2 SCSI runs at 80 MHz, while data runs at only 40 MHz, or 80 MB/second on a 16-bit wide bus. By using both edges of the same 80 MHz request/acknowledge signal, the data rate can be increased to 80 MHz, or 160 MB/second on a 16-bit wide bus.

- Choosing the Speed Advantage with Double Transition Clocking

Double Transition Clocking doubles the Ultra2 SCSI data transfer rates from 80 MB/second to 160 MB/second. Interface bandwidth is an essential ingredient for Windows NT and UNIX workstations, video and web servers, and storage area networks (SANs).


Figure 1. Double Edge Clocking ? Increasing Speed

- Choosing the Reliability Advantage with Double Transition Clocking

For a given transfer rate Double Transition Clocking keeps the maximum clock rate at half the rate of single edge clocking (see Figure 2). This provides more timing margin for ASICs, cables, motherboard traces, high capacitance devices, extra connectors, etc. Longer pulses reduce the likelihood of problems by increasing timing margins and tolerance to noise. Double Transition Clocking reduces the maximum frequency of the clock lines (REQ/ACK) without slowing the data rate. Slower clocks should also reduce EMI issues for system designers.

Figure 2. Double Edge Clocking - Increasing Reliability




Get RSS feed Easy Print E-Mail this Message


 
Home | News | All News | Reviews | Articles | Guides | Download | Expert Area | Forum | Site Info
Site best viewed at 1024x768+ - CDRINFO.COM 1998-2014 - All rights reserved -
Privacy policy - Contact Us .