|
|
Thursday, January 22, 2004
|
Toshiba develops nine-layered packaging technology
|
|
You are sending an email that contains the article
and a private message for your recipient(s). |
| Your Name: |
|
| Your e-mail: |
* Required! |
| Recipient (e-mail): |
* |
| Subject: |
* |
| Introductory Message: |
|
HTML/Text
(Photo: Yes/No) |
(At the moment, only Text is allowed...)
|
| |
|
| Message Text: |
Toshiba said it has developed a multichip package that can stack up to nine chips in its 1.4-mm high package. The technology adds three additional layers to the same height currently used for six-layer packages. Toshiba expects new technology will provide more powerful and functional solutions in a single package.
The new package combines a range of memory chips, including SRAM, SDRAM, pseudo-SRAM, NOR flash memory and NAND flash memory.
The nine-layer package uses Toshiba's technology to grind each chip to a thickness of 70 microns. Then it can be stacked without breakage, said a Toshiba spokesman. The chip is 15 microns thinner than conventionally used chips in multichip packages, he said.
A sample showing a common combination of chips houses SRAM, SDRAM, three NOR flash and one Nand flash with three spacers. Total capacity for the device was 776 Mbits. The sample measures 11 x 14mm and is 1.4-mm high. It uses 225 balls with a 0.65-mm pitch. Power supply was 1.8 V.
The package provides Toshiba's proprietary three-bus system for data transfer between the multichip package and a CPU. A high-speed bus supports SDRAM and NOR, a middle-speed bus supports SRAM and NOR and a dedicated bus supports NAND.
Toshiba will begin volume production of the multichip package that include memory combinations specified by customers. |
|
|
|
|