Thursday, December 18, 2014
Search
  
Tuesday, February 25, 2014
 JEDEC Standard Allows Development Of Higher Capacity DDR3 Modules
You are sending an email that contains the article
and a private message for your recipient(s).
Your Name:
Your e-mail: * Required!
Recipient (e-mail): *
Subject: *
Introductory Message:
HTML/Text
(Photo: Yes/No)
(At the moment, only Text is allowed...)
 
Message Text: JEDEC Solid State Technology Association today announced the publication of Release 6 of the DDR3 Serial Presence Detect (SPD) document, which describes new memory timing parameters and enables higher capacity memory modules.

Available for downloadfrom the JEDEC website, the release of the DDR3 SPD standard adds support for memory modules with up to 8 ranks of DDR3 SDRAMs, enabling 64GB per slot using mainstream 4Gb memory chips.

JEDEC?s JC-45 Committee for Memory Modules developed the SPD standard in conjunction with the development of the new module types with the objective of enabling performance optimizations based on the characteristics of the DDR3 memories used on each module. SPDs are present on all JEDEC DRAM modules. Parameters such as storage capacity, speed, voltages supported, and the presence of thermal sensors allow systems to configure systems dynamically by reading the SPD on each module at initialization time.

Modules using the new parameters in DDR3 SPD document release 6 will be released over the coming year. System software can detect the availability of new information by examining the SPD revision code programmed onto each module.


 
Home | News | All News | Reviews | Articles | Guides | Download | Expert Area | Forum | Site Info
Site best viewed at 1024x768+ - CDRINFO.COM 1998-2014 - All rights reserved -
Privacy policy - Contact Us .