Friday, August 01, 2014
Search
  
Friday, June 15, 2012
 Toshiba Develops Many-Core SoC for Embedded Applications
You are sending an email that contains the article
and a private message for your recipient(s).
Your Name:
Your e-mail: * Required!
Recipient (e-mail): *
Subject: *
Introductory Message:
HTML/Text
(Photo: Yes/No)
(At the moment, only Text is allowed...)
 
Message Text: Toshiba has developed a low-power, many-core System-on-a-Chip (SoC) for embedded applications in such areas as automotive products and digital consumer products. The prototype SoC integrates 64 cores and operates 14 times faster than its multi-core predecessor.

Generally, multi-core processors combine high performance with low power consumption. Many-core processors go a step further; by increasing the number of cores they boost SoC performance to much higher levels. However, the power consumption and size of many-core SoC have been problems for their use in embedded applications. Toshiba claims that its new many-core SoC secures significant advances in performance while maintaining low power consumption and a cluster size of 84 mm2 , suitable for embedded applications.

Toshiba's new SoC integrates 64 processor cores, eight times more than the company's multi-core SoC chip that Toshiba announced at ISSCC 2008, achieved by using tree-based network-on-chip (NoC) architecture (network-on-chip technology transfers data as packets in an SoC) and highly efficient embedded processor cores. Integrated with image recognition hardware accelerators, the new many-core SoC secures 1.5 tera operations per second at 333MHz, a processing rate 14 times faster than that of Toshiba's eight-processor multi-core predecessor.



The new SoC applies low power technologies throughout its structure, including multi-level power gating, clock gating and Toshiba's proprietary low power data-mapping flip-flop circuit. Advancing the fabrication process to 40nm secures a 40 to 50% boost in power efficiency over the company's previous multi-core chip, manufactured with 65nm process.

Toshiba plans to apply the many-core SoC and its related technologies to high performance over-HD (high definition) resolution image processing and recognition.

More details on the SoC and its development will be presented at the 2012 IEEE Symposia on VLSI Technology and Circuits in Honolulu, Hawaii on June 15.
 
Home | News | All News | Reviews | Articles | Guides | Download | Expert Area | Forum | Site Info
Site best viewed at 1024x768+ - CDRINFO.COM 1998-2014 - All rights reserved -
Privacy policy - Contact Us .