|
|
Wednesday, June 15, 2011
|
Elpida Develops 2-gigabit DDR2 Mobile RAM Using High-k Metal Gate Technology
|
|
You are sending an email that contains the article
and a private message for your recipient(s). |
| Your Name: |
|
| Your e-mail: |
* Required! |
| Recipient (e-mail): |
* |
| Subject: |
* |
| Introductory Message: |
|
HTML/Text
(Photo: Yes/No) |
(At the moment, only Text is allowed...)
|
| |
|
| Message Text: |
Elpida Memory today announced the DRAM industry's first-ever use of high-k metal gate (HKMG) technology to develop a 2-gigabit DDR2 Mobile RAM (LPDDR2) at the 40nm-class DRAM node.
HKMG is technology that uses insulator film with a high dielectric constant (abbreviated to "high-k," a semiconductor industry measure of how much charge a material can hold) in the transistor gate to reduce current leakage and improve transistor performance. Metal gate electrodes that are required for the high-k dielectrics process are also used. Some makers of logic semiconductors have started to use HKMG, but higher heat treatment temperatures after HKMG formation and complicated DRAM structural characteristics have prevented consistent application in the DRAM fabrication process. Elpida claims that it has managed to lower the heat treatment load and overcome certain memory device structural complications.
In producing the new DDR2 Mobile RAM, HKMG technology is able to reduce the electrical thickness of the gate dielectric in the transistor by around 30% compared with a conventional silicon oxide dielectric. The technology also raises DRAM performance by increasing transistor-on current by as much as 1.7 times compared with a silicon oxide film. Transistor-off current can be lowered to less than 1/100th of existing levels, thereby drastically reducing energy consumed in standby mode of DDR2 Mobile RAM.
Elpida plans to apply HKMG technology to produce faster and more energy efficient Mobile RAM devices, the company's mainstay product area.
In addition, Elpida will continue to evaluate and improve HKMG in order to apply the technology at the 30nm and 25nm nodes. Sample shipments of products are planned for FY 2011, with volume production to follow. |
|
|
|
|