Saturday, October 25, 2014
Search
  
Monday, October 26, 2009
 Tilera Announces First 100-core Processor
You are sending an email that contains the article
and a private message for your recipient(s).
Your Name:
Your e-mail: * Required!
Recipient (e-mail): *
Subject: *
Introductory Message:
HTML/Text
(Photo: Yes/No)
(At the moment, only Text is allowed...)
 
Message Text: Tilera Corporation today announced its new TILE-Gx family - four new processors from Tilera including the world's first 100-core processor: the TILE-Gx100.

The Tile-GX series of chips are targeted at servers and appliances that execute Web-related functions such as indexing, Web search and video search.

The TILE-Gx100 offers the highest performance of any microprocessor yet announced by a factor of four, according to the company. Moreover, the entire TILE-Gx family raises the bar for performance-per-watt to new levels with ten times better compute efficiency compared to Intel's next generation Westmere processor. And Tilera has simplified many-core programming with its breakthrough Multicore Development Environment (MDE) together with a growing ecosystem of operating system and software partners to enable rapid product deployment.

The TILE-Gx family - available with 16, 36, 64 and 100 cores - employs Tilera's unique architecture that scales well beyond the core count of traditional microprocessors. Tilera's two-dimensional iMesh interconnect eliminates the need for an on-chip bus and its Dynamic Distributed Cache (DDC) system allows each cores' local cache to be shared coherently across the entire chip. These two key technologies enable the TILE Architecture performance to scale linearly with the number of cores on the chip - a feat that is currently unmatched.

"The launch of the TILE-Gx family, including the world's first 100-core microprocessor, ushers in a new era of many-core processing. We believe this next generation of high-core count, ultra high-performance chips will open completely new computing possibilities," said Omid Tahernia, Tilera's CEO. "Customers will be able to replace an entire board presently using a dozen or more chips with just one of our TILE-Gx processors, greatly simplifying the system architecture and resulting in reduced cost, power consumption, and PC board area. This is truly a remarkable technology achievement."

Tilera's breakthroughs in scalable multicore computing enable a wide range of new opportunities including consolidation of functions, where a single many-core processor can absorb functions that previously required multiple processors, granularity of compute - processing resources can be allocated to functions in precise increments, optimizing performance and saving power. In addition, processor cores are enabled to be dedicated to specific tasks, including cache-coherent islands of compute, for highly predictable performance.

"At various points in microprocessor history there have been breakthroughs that have enabled significant advances in computing, such as when the barrier of single-core clock speed was overcome by the introduction of multicore," said Sergis Mushell, principal research analyst, Gartner. "Cloud computing and virtualization have ushered in a new era of processing power optimization and utilization, which has accelerated the roadmaps for multicore architectures and changed the paradigm from a clock frequency discussion of the past to a new discussion about number of cores and core optimization."

The TILE-Gx family, fabricated in TSMC's 40 nanometer process, operates at up to 1.5 GHz with power consumption ranging from 10 to 55 watts. The TILE-Gx family incorporates many cores on a single chip together with integrated memory controllers and a rich set of I/O. However the TILE-Gx device also brings together a number of new features. Some of the technology highlights include:

- 64-bit core: New three-issue 64-bit core with full virtual memory system. Each core includes 32KB L1 I-cache, 32KB L1 D-cache and 256KB L2 cache, with up to 26MB total L3 coherent cache across the device.

- Enhanced SIMD instruction extensions: Improved signal processing performance with a 4 MAC/cycle multiplier unit delivering up to 600 billion MACs per second, more than 12x the fastest commercial DSP.

- Integrated high-performance DDR3 memory controllers: Two or four 72-bit controllers running up to 2133 MHz speeds with ECC support. Up to 1TB total capacity and powerful memory striping modes for maximum utilization.

- Hardware acceleration engines: On-chip MiCA (Multistream iMesh Crypto Accelerator) system delivers up to 40Gbps encryption and 20Gbps full duplex compression processing, tightly coupled to the iMesh for extremely low latency and wire-speed small packet throughput. In addition, a high-performance true random number generator (RNG) and public key accelerator enable up to 50,000 RSA handshakes per second.

- Packet processing accelerator: mPIPE (multicore Programmable Intelligent Packet Engine) system provides wire-speed packet classification, load balancing and buffer management. This flexible, C-programmable engine delivers 80 Gbps and 120 million packets-per-second of throughput for packets with multiple layers of encapsulation.

The TILE-Gx36 processor will be sampling in Q4 of 2010 with the other processors rolling out in the following two quarters.
 
Home | News | All News | Reviews | Articles | Guides | Download | Expert Area | Forum | Site Info
Site best viewed at 1024x768+ - CDRINFO.COM 1998-2014 - All rights reserved -
Privacy policy - Contact Us .