Thursday, March 28, 2024
Search
  
Monday, October 30, 2006
 Epson Develops Frame Buffer Embedded Digital Video Encoder
You are sending an email that contains the article
and a private message for your recipient(s).
Your Name:
Your e-mail: * Required!
Recipient (e-mail): *
Subject: *
Introductory Message:
HTML/Text
(Photo: Yes/No)
(At the moment, only Text is allowed...)
 
Message Text: With a built-in display buffer, high-performance DAC, and high-quality scalar providing bi-cubic input/output scaling, the S1D13771 enables the production of high-quality TV output with low material cost.

Seiko Epson Corporation has announced the S1D13771 digital video encoder LSI. The new product can easily be added to digital video systems and was created in response to demand for TV output from embedded products. Production is planned to start from January 2007.

A high-quality internal scaling algorithm and complex TV filters allow for VGA resolution input to be stored using a minimum amount of memory, while providing smoothly scaled output to the full resolution specified by either PAL or NTSC standards. The S1D13771 features wafer level CSP (WCSP), 4.46 x 4.46 mm (ball pitch 0.5 mm), the smallest solution suitable for mobile applications.

While conventional video encoding LSI's have to get digital video data compliant with ITU-R BT656 or ITU-R BT 601 standards, the S1D13771 is connected directly to the system bus and LCD interface. It can be added-on to a variety of systems regardless of CPU type to easily achieve TV output functions.

Epson regards the embedded market as an important target for its products. The company plans to further boost its lineup to meet customer needs in this promising field.
 
Home | News | All News | Reviews | Articles | Guides | Download | Expert Area | Forum | Site Info
Site best viewed at 1024x768+ - CDRINFO.COM 1998-2024 - All rights reserved -
Privacy policy - Contact Us .