Monday, May 02, 2016
Search
  
Submit your own News for
inclusion in our Site.
Click here...
Breaking News
You Can No Longer Use Google In Cortana searches
HP Releases New Chromebook for Home and Office
AMD and Nantong Fujitsu Microelectronics Close on Semiconductor Assembly and Test Joint Venture
Google's Pichai Sees the End of Computers
Amazon Reports Strong Quarter
Sony Reports Loss But PlayStation Keeps Performing Well
Japan Display Showcase The Latest In Display Technologies In SID DISPLAY WEEK 2016
Strong Galaxy S7 Sales Keep Samsung's Profit High
Active Discussions
Which of these DVD media are the best, most durable?
How to back up a PS2 DL game
Copy a protected DVD?
roxio issues with xp pro
Help make DVDInfoPro better with dvdinfomantis!!!
menu making
Optiarc AD-7260S review
cdrw trouble
 Home > News > PC Parts > JEDEC S...
Last 7 Days News : SU MO TU WE TH FR SA All News

Tuesday, February 25, 2014
JEDEC Standard Allows Development Of Higher Capacity DDR3 Modules


JEDEC Solid State Technology Association today announced the publication of Release 6 of the DDR3 Serial Presence Detect (SPD) document, which describes new memory timing parameters and enables higher capacity memory modules.

Available for downloadfrom the JEDEC website, the release of the DDR3 SPD standard adds support for memory modules with up to 8 ranks of DDR3 SDRAMs, enabling 64GB per slot using mainstream 4Gb memory chips.

JEDEC?s JC-45 Committee for Memory Modules developed the SPD standard in conjunction with the development of the new module types with the objective of enabling performance optimizations based on the characteristics of the DDR3 memories used on each module. SPDs are present on all JEDEC DRAM modules. Parameters such as storage capacity, speed, voltages supported, and the presence of thermal sensors allow systems to configure systems dynamically by reading the SPD on each module at initialization time.

Modules using the new parameters in DDR3 SPD document release 6 will be released over the coming year. System software can detect the availability of new information by examining the SPD revision code programmed onto each module.




Previous
Next
Apple Patches Security Flaw on Macs        All News        TiVo Co-Founders Launch Qplay Video Streaming Device
Apple Patches Security Flaw on Macs     PC Parts News      Intel Graphics Drivers Now Support Intel Quick Sync Video on Pentium and Celeron Processors

Get RSS feed Easy Print E-Mail this Message

Related News
JEDEC Publishes Universal Flash Storage (UFS) Removable Card Standard
JEDEC Releases GDDR5X Graphics Memory Standard
JEDEC Updates The High Bandwidth Memory (HBM) Standard
JEDEC Updates Standards for LPDDR3 And LPDDR4
JEDEC To Support for NVDIMM Hybrid Memory Modules
JEDEC Releases e.MMC Standard Update v5.1
Samsung Starts Mass Production Of ePoP Memory for Smartphones
Samsung Now Mass Producing 20-Nanometer 6Gb LPDDR3 Mobile DRAM
Wide IO 2 Mobile DRAM Standard Released
JEDEC Releases LPDDR4 Standard
ADATA Launches XPG V3 DDR3 Memory For Overclockers
Micron Announces Monolithic 8Gb DDR3 SDRAM

Most Popular News
 
Home | News | All News | Reviews | Articles | Guides | Download | Expert Area | Forum | Site Info
Site best viewed at 1024x768+ - CDRINFO.COM 1998-2016 - All rights reserved -
Privacy policy - Contact Us .