Monday, October 22, 2018
Search
  
Submit your own News for
inclusion in our Site.
Click here...
Breaking News
Google Could Charge Android Partners in Europe up to $40 per Device
Samsung Display Develops Under Panel Sensor, Fingerprint On Display AMOLEDs
The 9th Generation Intel Core i9-9900K is Actually the World's Best Gaming Processor
European Commission Approves Acquisition of GitHub by Microsoft
Samsung, LG Launch Trade-in Promotions to Help Sales Of Latest Flagship Smartphones
Fujitsu's Cooling Control Technology Reduces Datacenter Energy Consumption
Tesla Unveils new $45,000 Model 3
Micron Wants to Buy Remaining Interest in IM Flash Technologies to Advance the 3D XPoint Technology
Active Discussions
Which of these DVD media are the best, most durable?
How to back up a PS2 DL game
Copy a protected DVD?
roxio issues with xp pro
Help make DVDInfoPro better with dvdinfomantis!!!
menu making
Optiarc AD-7260S review
cdrw trouble
 Home > News > PC Parts > Micron ...
Last 7 Days News : SU MO TU WE TH FR SA All News

Tuesday, December 17, 2013
Micron And Broadcom Collaborate to Solve DRAM Timing Challenge


Micron Technology is working with Broadcom to develop a solution designed for their customers challenged by an intrinsic DDR3 timing parameter called tFAW, or four activate window.

tFAW refers to a DDR3 timing parameter that restricts data throughput in server, storage and networking applications and can compromise bandwidth by 15 to 35 percent. With every new DRAM generation, the access granularity is becoming double, causing some timing parameters like tRDD and tFAW to restrict data throughput. This creates challenges for high-performance applications because no more than four bank activate commands can be issued in any given tFAW period.

"The search for improved performance among network providers remains a challenge in the midst of continuous data overload," said Mike Howard, senior principal analyst of DRAM and memory at IHS iSuppli. "Architecture solutions that can open up bandwidth for high-performance applications will serve to extend operational efficiencies and boost overall network performance."

According to the Cisco Visual Networking Index, global IP traffic is projected to grow at a compound annual growth rate (CAGR) of 23 percent from 2012 to 2017.

To satisfy this appetite for bandwidth, service providers around the globe are racing to transform their networks by adopting higher-bandwidth links.

The Micron solution validated by Broadcom reduces the tFAW value from 35ns to 30ns for a 2KB page size, DDR3-2133, improving operations per second by 18 percent. This performance increase is especially critical for complex packet processing functions, such as highly scalable IPv4 and IPv6 lookups used in service provider networking applications. The four activate window solution enables Broadcom's BCM88030 200 Gb/s NPU to achieve scalable L2, IPv4 and IPv6 lookup capacities at wire speed performance using Micron's DDR3 memory.

Micron's 2Gb and 4Gb DDR3 with the reduced tFAW timing specification are available in volume production now.



Previous
Next
Google and HP Recall HP Chromebook 11 Chargers Due to Fire Hazards        All News        IBM Predicts Five Innovations Coming In The Following Five Years
Google and HP Recall HP Chromebook 11 Chargers Due to Fire Hazards     PC Parts News      LG To Introduce 34-inch 21:9 UltraWide Monitors Lineup At CES

Get RSS feed Easy Print E-Mail this Message

Related News
Micron Wants to Buy Remaining Interest in IM Flash Technologies to Advance the 3D XPoint Technology
Micron Releases the P1 NVMe QLC Solid State Drive
Micron Announces New $100 Million Venture Investment in AI
Micron Announces Investment in its Semiconductor Manufacturing Plant in Manassas, Virginia
Micron and Intel to End Their 3D XPoint Joint Development Partnership
Micron Says UMC Patent Ruling Will Have Minimal Impact to Revenue
Micron Chip Sales Banned in China, UMC Says
Micron GDDR6 Memory Enters Volume Production
Micron Had a Record Quarter in Terms of Revenue and Profitability
Micron and Intel Deliver First 1Tb - 4bits/cell QLC 3D NAND Die
Cadence and Micron Prototype First DDR5 Memory
Micron Launches 5200 SATA Enterprise SSD Featuring 64-layer 3D NAND

Most Popular News
 
Home | News | All News | Reviews | Articles | Guides | Download | Expert Area | Forum | Site Info
Site best viewed at 1024x768+ - CDRINFO.COM 1998-2018 - All rights reserved -
Privacy policy - Contact Us .