Saturday, September 23, 2017
Search
  
Submit your own News for
inclusion in our Site.
Click here...
Breaking News
Russian Firm Unveils 'surveillance-proof' Smartphone
Intel Kills Project Alloy VR Headset
New 4K Apple TV will Only Stream iTunes 4K Content
China-backed Canyon Bridge Buys Imagination for £550 million
iPhone 8 Teardown
Uber Lost License to Operate in London
Globalfoundries Asks EU to Probe TSMC
Facebook to Provide Congress With Ads Linked to Russian Internet Research Agency
Active Discussions
Which of these DVD media are the best, most durable?
How to back up a PS2 DL game
Copy a protected DVD?
roxio issues with xp pro
Help make DVDInfoPro better with dvdinfomantis!!!
menu making
Optiarc AD-7260S review
cdrw trouble
 Home > News > PC Parts > New Met...
Last 7 Days News : SU MO TU WE TH FR SA All News

Tuesday, November 19, 2013
New Methodology For Customized SoC Design Enables Higher Circuit Density


Fujitsu Semiconductor has developed a new design methodology that enables both the higher circuit density and the shorter development time, for 28nm SoC (System on a Chip) devices.

SoCs with 28nm process are required to have more and more functionality and performance, which drive the need for more circuits packed into the chip. Designing such SoCs is becoming increasingly complex and taking significantly longer development time, while addressing the power consumption is also becoming more challenging.

Fujitsu's new proprietary procedures have been implemented for estimating more layout-friendly floor plans, as well as for considering wiring routs and timing closure to optimize internal data buses. These steps will help minimize the "white space" in which no transistors are placed, and thus allow more circuits to fit in a chip.

The technology also automatically synthesizes the net list data for physical layout, without the need to manually change the logic design. This brings improved routability and ease of timing closure, resulting in less time required for final layout process, as well as even higher density integration.



Fujitsu says that incorporating the new methods can improve the circuit density by 33%, and reduce the time for final layout process to as short as one month. The company will integrate the method into its new Customized SoC Solutions, and will be available for the development of RTL-handoff SoCs for its customers.

Fujitsu will start accepting orders to develop SoCs using the new methodology in February 2014.




Previous
Next
Pioneer Unveils The CDJ-900NXS        All News        Salesforce.com and HP to Offer 'Superpod' To Enterprises
Goodreads and Kindle FreeTime Now Available on the Amazon Kindle Paperwhite     PC Parts News      Intel Announces "Thunderbolt Ready" Upgrade Program for PC Motherboards, Desktops and Workstation Computers

Get RSS feed Easy Print E-Mail this Message

Related News
Fujitsu Develops Wearable, Hands-Free Speech Translation Device
Fujitsu AI-Based Algorithm Estimates Workers' Heat Stress Levels
Fujitsu Virtual Machine Control Technology Improves Server Density
Fujitsu and Oracle Launch Fujitsu SPARC M12 Servers with Fastest Per-Core Performance
Fujitsu to Build GPU-equipped RIKEN Deep Learning System Dedicated to AI Research
Fujitsu Releases FRAM Memory For The Automotive Market
Fujitsu Develops Connection Control Technology for LTE and Wi-Fi
Fujitsu Develops Slide-Style Vein Authentication Technology Based on Palm Veins
Fujitsu Launches Online Biometric Authentication Service With Support for FIDO-Compliant Security
Fujitsu Starts Operations For Japan's Fastest Supercomputer
New Fujitsu LIFEBOOK Family Addresses the Demands of The Workspace
Fujitsu Develops AI-based Recognition Technology For Handwritten Chinese Characters

Most Popular News
 
Home | News | All News | Reviews | Articles | Guides | Download | Expert Area | Forum | Site Info
Site best viewed at 1024x768+ - CDRINFO.COM 1998-2017 - All rights reserved -
Privacy policy - Contact Us .