Monday, November 30, 2015
Submit your own News for
inclusion in our Site.
Click here...
Breaking News
WD, Samsung Lead The HDD And SSD Markets
4K Copy Protection Probably Cracked
AMD To Correct GPU Fan Control Issues With New Crimson Drivers
Google Outlines The Gifts We're Searching For This Holiday
Microsoft Launches New Office 365 Enterprise Capabilities, Dynamics CRM 2016 and Introduces PowerApps
BlackBerry is Exiting Asian Country Following Government Pressure
TDK To Buy Semiconductor Factory From Renesas Electronics
Swatch Parners With Visa On Pay-by-the wrist Payments
Active Discussions
How to back up a PS2 DL game
Copy a protected DVD?
roxio issues with xp pro
How to burn a backup copy of The Frozen Throne
Help make DVDInfoPro better with dvdinfomantis!!!
Copied dvd's say blank in computer only
menu making
Optiarc AD-7260S review
 Home > News > General Computing > TSMC Ou...
Last 7 Days News : SU MO TU WE TH FR SA All News

Wednesday, October 02, 2013
TSMC Outlines Path To 16nm While Costs And Complexity Rise

Taiwan Semiconductor Manufacturing Co. on Tuesday outlined the progress made on its 20nm and 16nm nodes, although cost are higher than in the past.

Speaking at the TSMC 2013 Open Innovation Platform Exosystem Forum held in Silicon Valley, October 1st, 2013, TSMC's design ecosystem member companies (Cadence, Mentor Graphics, Synopsys, ARM and more) outlined TSMC's future design challenges and roadmaps.

TSMC said it has already taped out several 20nm chips and expects to let its customers start designing 16nm FinFET chips before the end of the year. By the end of 2014 it expects it will have taped out 25 20nm designs and also work on many 16nm chips.

TSMC's execs said that the company out 1.3 million eight-inch equivalent wafers each month, some of them now down to 20nm geometries.

The 20nm node is the first to use double patterning, requiring more masks and more runs under an immersion lithography machine. Future nodes at 10nm and beyond are expected to require triple or even quadruple patterning, raising costs again.

The 16nm node will be TSMC's first use of vertical transistors or FinFETs. This means that the 16nm node adds FinFETs to the existing 20nm process so it provides little gain in packing in more transistors per area of die. Onthe other hand, it offers benefits in lower power and higher performance.

TSMC's current customers for 20nm include Oracle, Xilinx, Altera and Qualcomm.

PS4 To Outsell Xbox One This Holiday Season: IDC        All News        DVD6C Files Lawsuit Against CDI Media
Samsung in Talks With BestBuy     General Computing News      3-D Drives Next-Generation NAND Flash

Get RSS feed Easy Print E-Mail this Message

Related News
TSMC Could Sell Stake To Chinese: CEO
TSMC Releases Low-cost Version of 16nm FinFET
TSMC Said To Have Secured A10 Chip Orders From Apple
Samsung Used TSMC's Technology To Prevail In Chip Manufacturing Race
TSMC to Cease Solar Manufacturing Operations
TSMC Starts Mass Production Of 16nm Chips
TSMC To Move To 10nm Production in 2016
TSMC Solar Commercial-size Modules Achieve Record Efficiency
TSMC Start 10nm Manufacturing in mid-2016
TSMC Reports 65 pct Rise in Q1 Profit
TSMC Achieves EUV Productivity Milestone
TSMC Selling Sold ASML Stake

Most Popular News
Home | News | All News | Reviews | Articles | Guides | Download | Expert Area | Forum | Site Info
Site best viewed at 1024x768+ - CDRINFO.COM 1998-2015 - All rights reserved -
Privacy policy - Contact Us .