Thursday, May 07, 2015
Search
  
Submit your own News for
inclusion in our Site.
Click here...
Breaking News
AMD Outlines Future Growth Plans
Sony launches New Xperia C4 and Xperia C4 Dual Smartphones
Sharp Roku TV Models Now Available
Facebook To Use IBM's Data Analytics To Offer Targetted Ads
Oculus Rift Shipping Q1 2016
Eurpope Outlines Digital Single Market Strategy, Launches e-commerce Sector Inquiry
U.S. To Probe Apple's Beats Music Deal: Bloomberg
Google Opens Its BigTable Technology To The Public
Active Discussions
roxio issues with xp pro
How to burn a backup copy of The Frozen Throne
Help make DVDInfoPro better with dvdinfomantis!!!
Copied dvd's say blank in computer only
menu making
Optiarc AD-7260S review
cdrw trouble
burning
 Home > News > PC Parts > ARM AMB...
Last 7 Days News : SU MO TU WE TH FR SA All News

Monday, June 03, 2013
ARM AMBA 5 CHI Specification To High Performance, Highly SoC Technology


ARM today announced, at DAC 2013, the AMBA 5 CHI (Coherent Hub Interface) specification which will enable ARM Cortex-A50 series processors to work together in high-performance, coherent processing "hubs", and to deliver the high data rates in servers and networking.

The AMBA 5 CHI specification has been developed by ARM with the participation of industry players including ARM semiconductor partners, third party IP providers and the EDA industry. The AMBA 5 CHI protocol is used by the ARMv8 architecture-based Cortex-A57 and Cortex-A53 processors and the CoreLink DMC-520 Dynamic Memory Controller. It is also used by the CoreLink CCN-504 Cache Coherent Network, which is capable of 1 Terabit/s data flows.

AMBA 5 CHI has been developed to support high frequency, non-blocking data transfers between multiple fully coherent processors. The interface supports distributed level 3 caches, very high rates of I/O coherent communication, and Quality of Service (QoS) functionality. The AMBA 5 CHI architecture also introduces a layered model to allow implementations to separate communication and transport protocols, which enables the optimal trade-off between performance, power and area.

"To ensure that our silicon partners can rapidly deploy IP and SoCs implementing the AMBA 5 CHI protocol, ARM has worked closely with many partners across the SoC design ecosystem," says Noel Hurley, vice president, Marketing and Strategy, Processor Division, ARM. "Through early engagement we have enabled our EDA partners to develop a wide range of verification IP, and debugging and performance analysis tools to accelerate the implementation of AMBA 5 CHI based SoCs."

The AMBA 5 CHI specification and associated protocol checkers (SystemVerilog assertions) are available, at no cost, under license to companies integrating or developing IP that implements the AMBA 5 CHI protocol.


Previous
Next
Intel Launches Server Board, System Products for Intel Xeon Processor E3-1200 V3 Family        All News        OCZ to Showcase Its Solid State Drives and New Fatal1ty PSUs Solutions at Computex 2013
Intel Launches Server Board, System Products for Intel Xeon Processor E3-1200 V3 Family     PC Parts News      OCZ to Showcase Its Solid State Drives and New Fatal1ty PSUs Solutions at Computex 2013

Get RSS feed Easy Print E-Mail this Message

Related News
ARM Details New Cortex-A72 Processor
ARM Reports Strong Chip Sales For The First Quarter 2015
Garmin Introduces The VIRB X and VIRB XE Action Cams
ARM Announces Enlighten 3 Engine
Lenovo Is Testing ARM-based Server
Royalties Boost ARM's Profit
ARM Buys IoT Security Company Offspark
New ARM Cortex A-72 Platform To Power 4K Graphics On Smartphones
HARMAN Updates its JBL Control Range Products, Announces JBL Arena Loudspeakers
Garmin Introduces Three New Smartwatches At CES
ARM Introduces Enhancements in ARMv8 Architecture
ARM Announces New Mali GPUs And Video Processors

Most Popular News
 
Home | News | All News | Reviews | Articles | Guides | Download | Expert Area | Forum | Site Info
Site best viewed at 1024x768+ - CDRINFO.COM 1998-2015 - All rights reserved -
Privacy policy - Contact Us .