Thursday, September 21, 2017
Search
  
Submit your own News for
inclusion in our Site.
Click here...
Breaking News
GLOBALFOUNDRIES and IBM Develop Custom 14nm FinFET Technology That Leverages both FinFET and SOI
Google Brings Affordable moto x4 to Project Fi
BlackBerry Enters Self-Driving Car Partnership With Delphi
Nest Unveils Home Alarm System, 'Hello; Video Doorbell and the Cam IQ Outdor Camera
Apple to Fix Watch Series 3 Battery and LTE Connectivity Issues
Rambus Runs First DDR5 Silicon in its Labs
HTC Expected to Announce Deal with Google
Xbox One X Console Pre-orders Available Today
Active Discussions
Which of these DVD media are the best, most durable?
How to back up a PS2 DL game
Copy a protected DVD?
roxio issues with xp pro
Help make DVDInfoPro better with dvdinfomantis!!!
menu making
Optiarc AD-7260S review
cdrw trouble
 Home > News > Mobiles > Toshiba...
Last 7 Days News : SU MO TU WE TH FR SA All News

Friday, February 22, 2013
Toshiba Develops Low Power Technology for Embedded SRAM


Toshiba has developed an innovative low-power technology for embedded SRAM for application in smart phones and other mobile products.

The new technology reduces active and standby power in temperatures ranging from room temperature (RT) to high temperature (HT) by using a bit line power calculator (BLPC) and a digitally controllable retention circuit (DCRC). A prototype has been confirmed to reduce active and standby power consumption at 25C by 27% and 85%, respectively.

Typically, longer battery life requires lower power consumption in both high performance and low performance modes (MP3 decoding, background processing, etc.). As low performance applications require only tens of MHz operation, SRAM temperature remains around RT, where active and leakage power consumptions are comparable. Given this, the key issue is to reduce active and standby power from HT to RT.

Toshiba's new technology applies a BLPC and DCRC. The BLPC predicts power consumption of bit lines by using replicated bit lines to monitor the frequency of the ring oscillator. It minimizes the active power of the SRAM in certain conditions by monitoring the current consumption of the SRAM rest circuits. The DCRC decreases standby power in the retention circuit by periodically activating itself to update the size of the buffer of the retention driver.

Toshiba presented this development at the 2013 IEEE International Solid-State Circuit Conference in San Francisco, CA on February 20.


Previous
Next
PayPal Brings Mobile Payments To Europe        All News        OCZ Bundles Far Cry 3 PC Game With Its Vector SSD Series
Mobile World Congress Kicks Off On Monday     Mobiles News      Next LG Optimus G II To Use ARM-based Chips Developed In-house

Get RSS feed Easy Print E-Mail this Message

Related News
Toshiba Has Chosen Japan-U.S.-South Korea Group For its Chip Unit
Apple Could be Behind Toshiba's MoU With Bain Capital's Consortium
Toshiba Signs Memorandum to Accelerate Memory Chip Sale Talks With Bain-Sk Hynix Group
Toshiba in Ongoing Discussions for Chip Business Sale
Toshiba MQ04 Hard Disk Drive Packs 1TB of Storage in a 7mm Design
Bain, SK Hynix Up Bid for Toshiba Chip Unit: sources
Foxconn, Apple, and SoftBank Pursue Acquisition of Toshiba Memory Unit
Western Digital Could Quit Bid for Toshiba Chip Unit, for Better JV Terms
Toshiba Reaches Agreement With Western Digital Group: report
Toshiba Puts Weight in Talks With Western Digital on Chips Business Sale
Toshiba Launches 8TB X300 Desktop HDD, Western Digital Introduces New 20TB My Book Duo System
Toshiba's SG6 SSD Client SSD Uses 64-Layer 3D Flash Memory

Most Popular News
 
Home | News | All News | Reviews | Articles | Guides | Download | Expert Area | Forum | Site Info
Site best viewed at 1024x768+ - CDRINFO.COM 1998-2017 - All rights reserved -
Privacy policy - Contact Us .