Tuesday, March 28, 2017
Search
  
Submit your own News for
inclusion in our Site.
Click here...
Breaking News
Google Assistant Is Coming To More Connected Devices
Self-assembly Technique Could Solve Miniaturization Chip Making Issues
Prepare For Battle GeForce GTX Bundle Includes For Honor or Tom Clancy's Ghost Recon Wildlands Games
VIZIO's 2017 D-Series Smart TV Collection Includes 4K Ultra HD Support in Select Models
Facebook Attacks Snapchat With New Camera Features
China Tech Giant Tencent Buys 5 Percent Stake In Tesla
Hyundai Motor To Develop Its Own Automotive Chips
Razer "Paid to Play" Initiative to Reward Fans for Playing Games
Active Discussions
Which of these DVD media are the best, most durable?
How to back up a PS2 DL game
Copy a protected DVD?
roxio issues with xp pro
Help make DVDInfoPro better with dvdinfomantis!!!
menu making
Optiarc AD-7260S review
cdrw trouble
 Home > News > Mobiles > Toshiba...
Last 7 Days News : SU MO TU WE TH FR SA All News

Friday, February 22, 2013
Toshiba Develops Low Power Technology for Embedded SRAM


Toshiba has developed an innovative low-power technology for embedded SRAM for application in smart phones and other mobile products.

The new technology reduces active and standby power in temperatures ranging from room temperature (RT) to high temperature (HT) by using a bit line power calculator (BLPC) and a digitally controllable retention circuit (DCRC). A prototype has been confirmed to reduce active and standby power consumption at 25C by 27% and 85%, respectively.

Typically, longer battery life requires lower power consumption in both high performance and low performance modes (MP3 decoding, background processing, etc.). As low performance applications require only tens of MHz operation, SRAM temperature remains around RT, where active and leakage power consumptions are comparable. Given this, the key issue is to reduce active and standby power from HT to RT.

Toshiba's new technology applies a BLPC and DCRC. The BLPC predicts power consumption of bit lines by using replicated bit lines to monitor the frequency of the ring oscillator. It minimizes the active power of the SRAM in certain conditions by monitoring the current consumption of the SRAM rest circuits. The DCRC decreases standby power in the retention circuit by periodically activating itself to update the size of the buffer of the retention driver.

Toshiba presented this development at the 2013 IEEE International Solid-State Circuit Conference in San Francisco, CA on February 20.


Previous
Next
PayPal Brings Mobile Payments To Europe        All News        OCZ Bundles Far Cry 3 PC Game With Its Vector SSD Series
Mobile World Congress Kicks Off On Monday     Mobiles News      Next LG Optimus G II To Use ARM-based Chips Developed In-house

Get RSS feed Easy Print E-Mail this Message

Related News
Toshiba Delays Earnings Report, Announces Recovery Plan
Toshiba Informs SK hynix of New Plan to Sell Memory Business
Foxconn Is Bidding for Toshiba Chip Business
Toshiba Starts Sampling 64-Layer, 512-gigabit 3D Flash Memory
Toshiba Books $6.3 Billion Writedown, Chairman Resigns
Toshiba Starts Construction of Fab 6 at Yokkaichi, Japan
Toshiba Announces First MN Series HDDs
SK hynix Bids for Stake in Toshiba's Memory Chip Business
Toshiba Faces New Lawsuits Over 2015 Accounting Scandal
Toshiba to Sell Part Of Its of Chip Unit
Toshiba May Spin Off Its Semiconductor Business
CES 2017: Toshiba Debuts Portege X20W 2-in-1 Convertible

Most Popular News
 
Home | News | All News | Reviews | Articles | Guides | Download | Expert Area | Forum | Site Info
Site best viewed at 1024x768+ - CDRINFO.COM 1998-2017 - All rights reserved -
Privacy policy - Contact Us .