Sunday, February 07, 2016
Search
  
Submit your own News for
inclusion in our Site.
Click here...
Breaking News
Following Outcry, Twitter's Dorsey Says Live Tweets Are Here To Stay
Samsung Files Patent For A Vein-authentication System On A Smartwatch
BlackBerry Cuts 200 Jobs To Trim Costs
Taiwan Earthquake Temporarily Suspended TSMC's And UMC's Production
Samsung Loses Memory-Chip patent Trial Against Nvidia
Twitter Suspends Accounts To Combat Extremism
Apple Error Message Killing iPhones After Replacing Displays
Mozilla Pulls The Plug On Firefox Smartphone OS
Active Discussions
Which of these DVD media are the best, most durable?
How to back up a PS2 DL game
Copy a protected DVD?
roxio issues with xp pro
How to burn a backup copy of The Frozen Throne
Help make DVDInfoPro better with dvdinfomantis!!!
Copied dvd's say blank in computer only
menu making
 Home > News > Mobiles > Toshiba...
Last 7 Days News : SU MO TU WE TH FR SA All News

Friday, February 22, 2013
Toshiba Develops Low Power Technology for Embedded SRAM


Toshiba has developed an innovative low-power technology for embedded SRAM for application in smart phones and other mobile products.

The new technology reduces active and standby power in temperatures ranging from room temperature (RT) to high temperature (HT) by using a bit line power calculator (BLPC) and a digitally controllable retention circuit (DCRC). A prototype has been confirmed to reduce active and standby power consumption at 25C by 27% and 85%, respectively.

Typically, longer battery life requires lower power consumption in both high performance and low performance modes (MP3 decoding, background processing, etc.). As low performance applications require only tens of MHz operation, SRAM temperature remains around RT, where active and leakage power consumptions are comparable. Given this, the key issue is to reduce active and standby power from HT to RT.

Toshiba's new technology applies a BLPC and DCRC. The BLPC predicts power consumption of bit lines by using replicated bit lines to monitor the frequency of the ring oscillator. It minimizes the active power of the SRAM in certain conditions by monitoring the current consumption of the SRAM rest circuits. The DCRC decreases standby power in the retention circuit by periodically activating itself to update the size of the buffer of the retention driver.

Toshiba presented this development at the 2013 IEEE International Solid-State Circuit Conference in San Francisco, CA on February 20.


Previous
Next
PayPal Brings Mobile Payments To Europe        All News        OCZ Bundles Far Cry 3 PC Game With Its Vector SSD Series
Mobile World Congress Kicks Off On Monday     Mobiles News      Next LG Optimus G II To Use ARM-based Chips Developed In-house

Get RSS feed Easy Print E-Mail this Message

Related News
Toshiba To Wind Down Its Hard Disk Business
Toshiba Develops STT-MRAM Magnetic Cache Memory, Wireless Receiver For Bluetooth Low Energy
Toshiba To Focus On Memory Chips, Phase Out Hard Disk Manufacturing
Toshiba PX04SL SAS eSSD Series Now Available
CES: Toshiba Launches The dynaPad 12-Inch Tablet Powered by Windows
Toshiba Unveils Restructuring Plan
Toshiba To Shutter Its Overseas TV Business
Toshiba Faces $60 Million Fine
Toshiba, Fujitsu, Vaio In Talks To Merge Their PC Businesses
Toshiba Takes Former Executives To Court
Toshiba To Sell Image Sensor Business to Sony
Toshiba and SanDisk Start Equipment Installation at Yokkaichi’s New Fab 2

Most Popular News
 
Home | News | All News | Reviews | Articles | Guides | Download | Expert Area | Forum | Site Info
Site best viewed at 1024x768+ - CDRINFO.COM 1998-2016 - All rights reserved -
Privacy policy - Contact Us .