Tuesday, November 25, 2014
Search
  
Submit your own News for
inclusion in our Site.
Click here...
Breaking News
HP Reports Fiscal 2014 Full-Year and Fourth Quarter Results
Hitachi Wearable Device Monitors Brain Functions
Hitachi Technology Stores Digital Data In 100 Recording Layers, Data Can be Stored For 300 million Years
Sony To Provide Refunds To Users Over Misleading Ads For PlayStation Vita
Blu-ray Movie Discs Used As Templates For Improving Solar Cell Performance
PC Outlook Remains Cautious
Trade Your iPhone for BlackBerry Passport And Get $550
GreatFire.org Unblocks BBC Chinese
Active Discussions
Hi All!
cdrw trouble
CDR for car Sat Nav
DVD/DL for Optiarc 7191S at 8X
Copied dvd's say blank in computer only
Made video, won't play back easily
New Features In Firefox 33
updated tests for dvd and cd burners
 Home > News > Mobiles > Toshiba...
Last 7 Days News : SU MO TU WE TH FR SA All News

Friday, February 22, 2013
Toshiba Develops Low Power Technology for Embedded SRAM


Toshiba has developed an innovative low-power technology for embedded SRAM for application in smart phones and other mobile products.

The new technology reduces active and standby power in temperatures ranging from room temperature (RT) to high temperature (HT) by using a bit line power calculator (BLPC) and a digitally controllable retention circuit (DCRC). A prototype has been confirmed to reduce active and standby power consumption at 25C by 27% and 85%, respectively.

Typically, longer battery life requires lower power consumption in both high performance and low performance modes (MP3 decoding, background processing, etc.). As low performance applications require only tens of MHz operation, SRAM temperature remains around RT, where active and leakage power consumptions are comparable. Given this, the key issue is to reduce active and standby power from HT to RT.

Toshiba's new technology applies a BLPC and DCRC. The BLPC predicts power consumption of bit lines by using replicated bit lines to monitor the frequency of the ring oscillator. It minimizes the active power of the SRAM in certain conditions by monitoring the current consumption of the SRAM rest circuits. The DCRC decreases standby power in the retention circuit by periodically activating itself to update the size of the buffer of the retention driver.

Toshiba presented this development at the 2013 IEEE International Solid-State Circuit Conference in San Francisco, CA on February 20.


Previous
Next
PayPal Brings Mobile Payments To Europe        All News        OCZ Bundles Far Cry 3 PC Game With Its Vector SSD Series
Mobile World Congress Kicks Off On Monday     Mobiles News      Next LG Optimus G II To Use ARM-based Chips Developed In-house

Get RSS feed Easy Print E-Mail this Message

Related News
Toshiba Develops Low-bitrate SHVC Encoding Technique For Efficient HD to 4k Conversion
Toshiba's Enterprise PC Solution Uses BIOS to Secure Information Security
Toshiba and Cisco To Collaborate In Internet of Things Solutions
Toshiba Expands Its Lineup of Application Processors for Wearable Devices
Toshiba Offers New 4TB and 5TB Desktop HDDs
Toshiba Debuts New 2-in-1 Convertible PC with a 360-Degree Design
Toshiba Develops Lifelike Communication Android, Smart Glasses
New Toshiba Tecra C50 Laptop Delivers Security at Affordable Price
Toshiba to Develop New Transistor Series Using Latest Process Technology
Toshiba to Restructure Its PC Business
Toshiba 2014 4K UHD Models Now Available
Toshiba and SanDisk Celebrate the Opening of the Second Phase of Fab 5 and Start Construction of New Fab 2 Semiconductor Fabrication Facility

Most Popular News
 
Home | News | All News | Reviews | Articles | Guides | Download | Expert Area | Forum | Site Info
Site best viewed at 1024x768+ - CDRINFO.COM 1998-2014 - All rights reserved -
Privacy policy - Contact Us .