Tuesday, March 03, 2015
Search
  
Submit your own News for
inclusion in our Site.
Click here...
Breaking News
Google Says Android Lollipop Does Not Encrypt Data Due To Performance Issues
Apple To Release Fix For Freak Security Bug
Mozilla Brings Native Games to the Web
AMD Enters The Virtual Reality market With Liquid VR
SanDisk Creates New Storage Category With InfiniFlash All-Flash Storage System
HyperX Releases FURY And High-capacity Predator DDR4 Kits
ARM Announces Enlighten 3 Engine
Samsung Lost Top Position to Apple in Q4's Global Smartphone Market
Active Discussions
Need serious help!!!!
burning
nvidia 6200 review
Hello
Burning Multimedia in track 0
I'm lazy. Please help.
sanyo e6 camera
need help on some cd burning...
 Home > News > General Computing > Cadence...
Last 7 Days News : SU MO TU WE TH FR SA All News

Tuesday, October 30, 2012
Cadence Announces Tapeout of 14 nm Test-Chip


Cadence announced today the tapeout of a 14-nanometer test-chip featuring an ARM Cortex-M0 processor implemented using IBM's FinFET process technology.

The 14-nanometer ecosystem and chip are significant milestones of a multi-year agreement between ARM, Cadence and IBM to develop systems-on-chip (SoCs) at the advanced process nodes of 14 nanometers and beyond. SoCs designed at 14 nanometers with FinFET technology offer the promise of a significant reduction in power consumption.

"This chip represents a major milestone for advanced node process technology, achieved through tight collaboration among experts at the three companies," said Chi-Ping Hsu, senior vice president, Silicon Realization Group at Cadence. "FinFET designs offer significant advantages to the design community, but also require advanced foundry support, IP and EDA technology to meet the considerable challenges. Cadence, IBM and ARM are collaborating to address these challenges and develop an ecosystem that can support 14-nanometer FinFET development for a broad range of production designs."

The chip was developed to validate the building blocks of foundation IP for 14-nanometer design. In addition to the ARM processor, SRAM memory blocks and other blocks were included that provide the characterization data necessary for foundation IP development for FinFET-based ARM Artisan physical IP.

ARM design engineers incorporated an ARM Cortex-M0 processor using 14-nanometer FinFET technology built on IBM's silicon-on-insulator (SOI) technology, which offers an optimal performance/power profile. A 14-nanometer double patterning and FinFET support methodology was employed, with engineers using Cadence technology to design the FinFET 3D transistor chip.

To succeed, engineers required support for 14-nanometer and FinFET rule decks, as well as enhanced timing analysis. The chip was implemented using the Cadence Encounter Digital Implementation (EDI) System with ARM 8-track 14-nanometer FinFET standard cell libraries designed with Cadence Virtuoso tools. EDI System provides digital capability required for implementing designs based on 14-nanometer FinFET-based DRC rules, and incorporates new GigaOpt optimization technology to realize power and performance benefits offered by FinFET technology. In addition, the solution also uses production-proven double patterning-correct implementation capabilities. Encounter Power System, Encounter Timing System and Cadence QRC Extraction provide 14 nm timing and power signoff capabilities supporting 14-nanometer FinFET structures.


Previous
Next
Acer Puts Windows RT Tablets Launch On Hold        All News        New Windows Phone 8 Developer Platform Available For Download
Disney to Buy Lucasfilm For $4.05 Billion     General Computing News      Apple Makes Changes, Software, Retail Chiefs Out

Get RSS feed Easy Print E-Mail this Message

Related News
Cadence and GLOBALFOUNDRIES Announce First Test Chip Featuring ARM Cortex-A12 Processor in 28nm-SLP Process
ARM Buys Advanced Display Technology from Cadence
Xilinx and TSMC Team to Enable High Performance FPGAs on TSMC's 16-nanometer FinFET
ARM and Cadence Tape Out First 14nm FinFET Test Chip Targeting Samsung Process
Cadence Releases First 28nm DDR4 Design IP Solutions
Samsung and Cadence Production of 32nm HD Digital Camera SoC for Ambarella
Cadence and TSMC to Deliver DFM Services for TSMC Advanced Processes
Toshiba Adopts Cadence Solution for 65nm Design

Most Popular News
 
Home | News | All News | Reviews | Articles | Guides | Download | Expert Area | Forum | Site Info
Site best viewed at 1024x768+ - CDRINFO.COM 1998-2015 - All rights reserved -
Privacy policy - Contact Us .