Wednesday, December 07, 2016
Search
  
Submit your own News for
inclusion in our Site.
Click here...
Breaking News
Fitbit Acquired Assets from Pebble
GIGABYTE Announces Xtreme Gaming Peripherals, Including A Gaming Chair
Scythe Releases Improved Mugen 5 CPU Cooler Armed With Kaze Flex 120 Fan
Qualcomm Begins Sampling The 48- Core, 10nm Centriq 2400 Server Processor Family
Could Future Intel Chips Have AMD Graphics Inside?
True Key by Intel Security Multi-Factor Authentication Password Manager Integrated Into Windows Hello
Foxconn Plans To Invest In The U.S.
These Are Apple's Best of 2016 Across Apps, Music, And Movies
Active Discussions
Which of these DVD media are the best, most durable?
How to back up a PS2 DL game
Copy a protected DVD?
roxio issues with xp pro
Help make DVDInfoPro better with dvdinfomantis!!!
menu making
Optiarc AD-7260S review
cdrw trouble
 Home > News > General Computing > TSMC Ta...
Last 7 Days News : SU MO TU WE TH FR SA All News

Friday, October 12, 2012
TSMC Tapes Out First CoWoS Test Vehicle Integrating with JEDEC Wide I/O Mobile DRAM Interface


TSMC today announced that it has taped out the first CoWoS (Chip on Wafer on Substrate) test vehicle using JEDEC Solid State Technology Association's Wide I/O mobile DRAM interface.

This new generation of TSMC's CoWoS test vehicles added a silicon proof point demonstrating the integration of a logic SoC chip and DRAM into a single module using the Wide I/O interface. TSMC's CoWoS technology provides the front-end manufacturing through chip on wafer bonding process before forming the final component. Along with Wide I/O mobile DRAM, the integrated chips provide optimized system performance and a smaller form factor with improved die-to-die connectivity bandwidth.

CoWoS is an integrated process technology that attaches device silicon chips to a wafer through chip on wafer (CoW) bonding process. The CoW chip is attached to the substrate (CoW-On-Substrate) to form the final component. TSMC CoWoS technology has entered the pilot production stage.

TSMC worked with SK Hynix, Cadence Design Systems and Mentor Graphics to deliver the tape-out.

"Silicon validation is a critical step in the development of a highly advanced and complete CoWoS design solution," said Cliff Hou , Vice President of Research and Development at TSMC. "The successful demonstration of the JEDEC Wide I/O mobile DRAM interface highlights the significant progress TSMC and its ecosystem partners have made to capitalize on the performance, energy efficiency and form factor advantages of CoWoS technology."

In seperate news, TSMC is currently seen to be the sole 20nm process supplier to Apple quad-core processors.

Citigroup Global Markets' market research fellow, J.T. Hsu, pointed out that Apple began verifying TSMC's 20nm process in August this year and may begin risk production in November with the process. Volume production is expected to start in the fourth quarter of 2013, raising the possibility that TSMC will hike capital expenditure to US$11-12 billion in 2013 and 2014.

Hsu estimated Apple to design quad-core processors into iPad, iTV and even Macbook.

Apple began developing quad-core processors in 2010, when it acquired fabless chip company Intrincity. Until the acquisition, Intrincity had announced multi-core processors.

Apple's contracts have been widely criticized for low margin to contract suppliers. However, Hsu ascribed Samsung's higher cost in the production of Apple processors mostly to the company's inefficiency.


Previous
Next
New Microsoft Office Reaches RTM        All News        Law Firm Investigates OCZ For Possible Violations
New Microsoft Office Reaches RTM     General Computing News      Law Firm Investigates OCZ For Possible Violations

Get RSS feed Easy Print E-Mail this Message

Related News
TSMC And IBM Detail Their 7nm Progress At 2016 IEDM
TSMC To Relabel Manufacturing Process As 12nm
TSMC, GlobalFoundries/Samsung To Present Their 7nm Platforms At IEDM
TSMC Sees Strong Quarter On Smartphone Chip Demand
TSMC To Use Different Processes And 3D Packages Across Future Design Platforms
TSMC 7nm Volume Production To Start In 1Q18
TSMC Foundry Market Share Drops in 2016
Samsung, TSMC And Intel Set To Expand Their Chip Production Capacities In 2H
TSMC To Follow The Extreme Ultraviolet Approach For 5nm
TSMC 2Q16 Profits Fall, Revenue Grew
TSMC to Boost R&D Spending To Accelerate Development Of More Advanced Chips
ARM And TSMC Validate First Multicore Test Chip Based on 10FinFET Technology

Most Popular News
 
Home | News | All News | Reviews | Articles | Guides | Download | Expert Area | Forum | Site Info
Site best viewed at 1024x768+ - CDRINFO.COM 1998-2016 - All rights reserved -
Privacy policy - Contact Us .