Monday, October 24, 2016
Submit your own News for
inclusion in our Site.
Click here...
Breaking News
AT&T to Acquire Time Warner For $85.4B
Internet Disruptions Were Caused By Attacked Connected Devices
TSMC, GlobalFoundries/Samsung To Present Their 7nm Platforms At IEDM
Hon Hai Gains Apple Mac Orders From Quanta
AT&T In Advanced Talks With Time Warner On Merger
LG's Next Flagship G6 Smartphone Won't be Modular
Samsung to Exchange Galaxy Note 7 with New Galaxy S8
Qualcomm Said to Be Near A Deal With NXP
Active Discussions
Which of these DVD media are the best, most durable?
How to back up a PS2 DL game
Copy a protected DVD?
roxio issues with xp pro
Help make DVDInfoPro better with dvdinfomantis!!!
menu making
Optiarc AD-7260S review
cdrw trouble
 Home > News > PC Parts > Jedec R...
Last 7 Days News : SU MO TU WE TH FR SA All News

Tuesday, September 25, 2012
Jedec Releases Next-gen DDR4 DRAM Specifications

JEDEC Solid State Technology Association today announced the initial publication of the widely-anticipated Synchronous DDR4 (Double Data Rate 4) standard.

JEDEC DDR4 (JESD79-4) has been defined to provide higher performance, with improved reliability and reduced power. The new DDR4 standard is available for free download from the JEDEC website at The spec defines an interface delivering up to 3.2 GigaTransfers/second and is Jedec?s first to include features supporting 3-D stacking.

DDR4 offers a range of features designed to enable high speed operation and applicability in a variety of applications including servers, laptops, desktop PCs and consumer products.

The per-pin data rate for DDR4 is specified as 1.6 giga transfers per second to an initial maximum objective of 3.2 giga transfers per second. With DDR3 exceeding its original targeted performance of 1.6 GT/s, it is likely that higher performance speed grades will be added in a future DDR4 update. Other DDR4 attributes intertwined with the planned speed grades, enabling device functionality as well as application adoption, include: a pseudo open drain interface on the DQ bus, a geardown mode for 2,667 MT/s per DQ and beyond, bank group architecture, internally generated VrefDQ and improved training modes.

The DDR4 architecture is an 8n prefetch with two or four selectable bank groups. This design will permit the DDR4 memory devices to have separate activation, read, write or refresh operations underway in each unique bank group. This concept will also improve overall memory efficiency and bandwidth, especially when small memory granularities are used. More information about additional features may be found on the JEDEC website.

In addition, DDR4 has been designed in such a way that stacked memory devices may prove to be a key factor during the lifetime of the technology, with stacks of up to 8 memory devices presenting only a single signal load.

LaCie Introduces Rugged USB 3.0 Thunderbolt Series        All News        MySpace To Be Redesigned Again
LaCie Introduces Rugged USB 3.0 Thunderbolt Series     PC Parts News      Google Nexus 7 Tablet Relased In Japan

Get RSS feed Easy Print E-Mail this Message

Related News
Samsung Rolls Out First 10nm 8GB LPDDR4 DRAM Package
CORSAIR Launches DOMINATOR PLATINUM Special Edition DDR4 Memory
Corsair Vengeance LED Performance Memory Lights Up DDR4
Kingston Releases the HyperX Predator Refresh DDR4 Series
Crucial Releases New Ballistix Sport LT DDR4 SODIMMs
Crucial Announces 32GB DDR4 16Gb-based VLP RDIMM and 64GB DDR4 16Gb-based LRDIMM Server Memory
Samsung Starts Mass Producing First 10-Nanometer Class DRAM
G.SKILL Ripjaws DDR4-3000MHz CL16 32GB 1.2V SO-DIMM Coming This Month
JEDEC Publishes Universal Flash Storage (UFS) Removable Card Standard
KINGMAX Launches New ZEUS DDR4 Memory For Gamers
G.SKILL Announces New DDR4-3200MHz 128GB (16GBx8) Memory Kit
JEDEC Releases GDDR5X Graphics Memory Standard

Most Popular News
Home | News | All News | Reviews | Articles | Guides | Download | Expert Area | Forum | Site Info
Site best viewed at 1024x768+ - CDRINFO.COM 1998-2016 - All rights reserved -
Privacy policy - Contact Us .