Saturday, February 28, 2015
Search
  
Submit your own News for
inclusion in our Site.
Click here...
Breaking News
Lenovo Offers Free McAfee LiveSafe Following Superfish Security Concerns
Yahoo Gains Search Share
Twitter To Offer More User Safety Features
Google to Start Ranking Mobile-friendly Sites Higher
Qualcomm Extends LTE to Unlicensed Spectrum to Enhance Mobile Experiences
Toshiba Develops Multicore SoC For Image-Recognition Applications
Samsung Says Semiconductor Technology Can Easily Scale Down to 5nm
Ericsson Sues Apple Over Patent Infringement
Active Discussions
burning
nvidia 6200 review
Hello
Burning Multimedia in track 0
I'm lazy. Please help.
sanyo e6 camera
need help on some cd burning...
Why Double Logins ?
 Home > News > PC Parts > Jedec R...
Last 7 Days News : SU MO TU WE TH FR SA All News

Tuesday, September 25, 2012
Jedec Releases Next-gen DDR4 DRAM Specifications


JEDEC Solid State Technology Association today announced the initial publication of the widely-anticipated Synchronous DDR4 (Double Data Rate 4) standard.

JEDEC DDR4 (JESD79-4) has been defined to provide higher performance, with improved reliability and reduced power. The new DDR4 standard is available for free download from the JEDEC website at http://www.jedec.org/standards-documents/results/jesd79-4%20ddr4. The spec defines an interface delivering up to 3.2 GigaTransfers/second and is Jedec?s first to include features supporting 3-D stacking.

DDR4 offers a range of features designed to enable high speed operation and applicability in a variety of applications including servers, laptops, desktop PCs and consumer products.

The per-pin data rate for DDR4 is specified as 1.6 giga transfers per second to an initial maximum objective of 3.2 giga transfers per second. With DDR3 exceeding its original targeted performance of 1.6 GT/s, it is likely that higher performance speed grades will be added in a future DDR4 update. Other DDR4 attributes intertwined with the planned speed grades, enabling device functionality as well as application adoption, include: a pseudo open drain interface on the DQ bus, a geardown mode for 2,667 MT/s per DQ and beyond, bank group architecture, internally generated VrefDQ and improved training modes.

The DDR4 architecture is an 8n prefetch with two or four selectable bank groups. This design will permit the DDR4 memory devices to have separate activation, read, write or refresh operations underway in each unique bank group. This concept will also improve overall memory efficiency and bandwidth, especially when small memory granularities are used. More information about additional features may be found on the JEDEC website.

In addition, DDR4 has been designed in such a way that stacked memory devices may prove to be a key factor during the lifetime of the technology, with stacks of up to 8 memory devices presenting only a single signal load.


Previous
Next
LaCie Introduces Rugged USB 3.0 Thunderbolt Series        All News        MySpace To Be Redesigned Again
LaCie Introduces Rugged USB 3.0 Thunderbolt Series     PC Parts News      Google Nexus 7 Tablet Relased In Japan

Get RSS feed Easy Print E-Mail this Message

Related News
JEDEC Releases e.MMC Standard Update v5.1
LG G Flex2 Smartphone Uses SK hynix LPDDR4 Memory
Apacer Launches BLADE DDR4 Overclocking Modules
HyperX Sets DDR4 Overclocking Record
Crucial Ballistix Elite DDR4 Memory Now Available
Crucial Unveils New SSDs And DDR4 Memory Modules At CES
Samsung Starts Mass Production of First 8 Gigabit LPDDR4 Mobile DRAM
Fujitsu Says New DDR4 DIMM Socket Reduces Intermittent Signal Issues
Samsung Mass Produces 8-Gigabit DDR4 Based on 20 Nanometer Process Technology
Crucial Ballistix Sport DDR4 Desktop Memory And DDR4 Server Memory Released
Wide IO 2 Mobile DRAM Standard Released
Samsung Starts Mass Production Of First 3D TSV DDR4 Modules

Most Popular News
 
Home | News | All News | Reviews | Articles | Guides | Download | Expert Area | Forum | Site Info
Site best viewed at 1024x768+ - CDRINFO.COM 1998-2015 - All rights reserved -
Privacy policy - Contact Us .