Sunday, January 22, 2017
Search
  
Submit your own News for
inclusion in our Site.
Click here...
Breaking News
Apple Sues Qualcomm Over Patent Royalties
Sharp Establishes New Research and Development Center for Home Appliances in China
Samsung Seeks Arbitration Over LCD Supply Halt
Canon May Invest In Toshiba's Chip Business
Samsung To Explain What Caused The Galaxy Note 7's ban In Press Event
Nintendo's 'Fire Emblem Heroes' Smartphone Game features in-app Purchases
Fujifilm X-T20 Features New 24MP Sensor and 4K Video Capture
Samsung Begins Rollout of Android 7.0 Nougat
Active Discussions
Which of these DVD media are the best, most durable?
How to back up a PS2 DL game
Copy a protected DVD?
roxio issues with xp pro
Help make DVDInfoPro better with dvdinfomantis!!!
menu making
Optiarc AD-7260S review
cdrw trouble
 Home > News > General Computing > Xilinx ...
Last 7 Days News : SU MO TU WE TH FR SA All News

Tuesday, March 13, 2012
Xilinx and Micron Demonstrate Hardware Interoperability of FPGA and RLDRAM 3 Memory Interface Standard


Xilinx and Micron today announced the first public hardware demonstration of an FPGA interfacing with RLDRAM 3 memory, a new and emerging memory standard for high-end networking applications such as packet buffering and inspection, linked lists, and lookup tables.

Operating with Virtex-7 and Kintex-7 FPGAs at data rates up to 1600 megabits per second (Mb/s), Micron's RLDRAM 3 memory combines high density, high bandwidth and fast SRAM-like random access to enable a 60 percent higher data rate and memory bandwidth compared to that of the previous generation (Virtex-6 FPGAs/RLDRAM2 memory standard). RLDRAM 3 memory enables 40G and 100G networking systems that require higher speed, higher density, lower power and lower latency.

Virtex-7 and Kintex-7 FPGAs are designed with the necessary IO standards and architectural components for optimal interfacing with RLDRAM 3, providing a significant boost to system performance for wireless and wired networking systems. RLDRAM 3 memory uses innovative circuit design to minimize the time between the beginning of an access cycle and the instant that the first data is available. Ultra-low bus turnaround time enables higher sustainable bandwidth with near-term balanced read-to-write ratios.

Availability/Ordering Information Hardware demonstrations of the Xilinx RLDRAM 3 Memory interface IP core are available now with user configurable IP cores available in ISE Design Suite 13.4 in September 2012. Qualified Micron RLDRAM 3 memory devices are available now in x18 and x36 organizations across all speed grades from 800 to 1066MHz.


Previous
Next
NVIDIA Begins Windows 8 Driver Updates        All News        Sony Introduces The Xperia Sola Smartphone
Mozilla Launches Firefox 11     General Computing News      Apple Patches Many Safari Bugs With Latest update

Get RSS feed Easy Print E-Mail this Message

Related News
Micron forecasts Q2 Revenue
Micron Launches Xccela Consortium to Promote High-Speed, Low Signal Count Octal Interface Bus
Nanya Completes Acquisition of Micron Shares
Micron Introduces The TLC-based 5100 Enterprise SSDs
Micron Posts Yearly Revenue Decline, But Forecast Profit
Micron Opens Fab 10 Singapore NAND Flash Memory Fabrication Facility
Micron Announces QuantX Branding For 3D XPoint Memory, Releases 3D NAND flash for Mobile Devices
Micron Introduces SLC NAND Flash for IoT and Automotive
Micron To Reduce Workforce Following Slow Third Quarter Results
Micron Showcases 3D NAND-based Ballistix TX3 And Crucial MX300 SSDs at Computex
Micron Expands Singapore NAND Fab
Micron Debuts 3D NAND 1100 and 2100 SSDs

Most Popular News
 
Home | News | All News | Reviews | Articles | Guides | Download | Expert Area | Forum | Site Info
Site best viewed at 1024x768+ - CDRINFO.COM 1998-2017 - All rights reserved -
Privacy policy - Contact Us .