Tuesday, October 23, 2018
Search
  
Submit your own News for
inclusion in our Site.
Click here...
Breaking News
Mozilla To Sell VPN Service to Firefox Users
YouTube to Invest $20m in Educational Creators
Cadence Creates First Long-Reach 7nm 112G SerDes IP
Light Field Lab and OTOY Making the Star Trek Holodeck a Reality with Content Development
eBay's New Smartphone Trade-in Service Offers Instant and Interesting Payouts
Samsung HMD Odyssey+ Mixed Reality Headset Comes WithTwo 3.5-inch AMOLED Displays
Japanese Calsonic Kansei to Buy Magneti Marelli Auto Part Business For $7.12 Billion
Shuttle Announces SH310R4 Mini-PCs for 8th Gen Core LGA1151 Processors
Active Discussions
Which of these DVD media are the best, most durable?
How to back up a PS2 DL game
Copy a protected DVD?
roxio issues with xp pro
Help make DVDInfoPro better with dvdinfomantis!!!
menu making
Optiarc AD-7260S review
cdrw trouble
 Home > News > General Computing > GLOBALF...
Last 7 Days News : SU MO TU WE TH FR SA All News

Tuesday, August 30, 2011
GLOBALFOUNDRIES Announces Design Enablement Support for 20nm Design Flows


GLOBALFOUNDRIES has succesfully taped out a test chip based on its 20 nanometer (nm) manufacturing process.

The company announced that it has taped out a test chip using flows from EDA vendors Cadence Design Systems, Magma Design Automation, Mentor Graphics Corporation, and Synopsys Inc., demonstrated its readiness to begin evaluating its customer's 20nm designs.

"We are committed to providing customers as much of a time-to-market advantage as possible with each new technology we introduce," said Mojy Chian, senior vice president of design enablement at GLOBALFOUNDRIES. "Our model of early collaboration with EDA partners accelerates the overall development cycle, and gives customers accessibility to the inner workings of the process so they can begin targeting their designs to the most advanced manufacturing capabilities with confidence. This success is a major achievement toward market readiness of our newest process, and we will continue to enhance the design enablement support available for it."

All four EDA companies have demonstrated that their place-and-route (P&R) tools and tech files are capable of supporting the advanced rules associated with the 20nm process. The flows include library preparation steps for double patterning technology, a complex lithography approach that raises new challenges for designers at 20nm and beyond. The 20nm test chip requires double patterning and was implemented with each EDA partner contributing a large placed and routed design. Prior to tape out, each design was validated by GLOBALFOUNDRIES and checked against 20nm sign-off verification decks.

"Extensive 20nm collaboration with each EDA partner resulted in all designs being closed rapidly for a successful tapeout," GLOBALFOUNDRIES said.

In addition to demonstrating full support for all of the key steps in a 20nm P&R flow?including double patterning library preparation, placement, clock tree synthesis, hold fixing, routing and post route optimization - GLOBALFOUNDRIES worked with each of the EDA suppliers to include the necessary setup and support for technology and mapping files. The flow will also demonstrate foundry support for extraction, static timing analysis and physical verification.

GLOBALFOUNDRIES plans to make the design, libraries, and complete vendor flow scripts available to its customers who wish to evaluate the 20nm technology.

Collaboration withG Amkor

GLOBALFOUNDRIES also announced that is has entered into a strategic partnership with Amkor Technology, Inc. to develop integrated assembly and test solutions for advanced silicon nodes.

The companies plan to collaborate to co-develop and commercialize integrated fab-bump-probe-assembly-test solutions aimed at multiple customers and end-market applications and expand their lead-free bump licensing relationship.

Through the partnership, Amkor would become a founding member of GLOBALFOUNDRIES' new Global Alliance for Advanced Assembly Solutions, which is designed to accelerate innovation in semiconductor interconnect, assembly and packaging technologies.

Amkor and GLOBALFOUNDRIES have also recently expanded their prior lead-free wafer bump licensing relationship by amending their existing lead-free bumping technology license agreement.


Previous
Next
Microsoft Adds Office Style Ribbon To Windows 8's Explorer        All News        Fujitsu Develops Cloud Platform to Leverage Big Data
Microsoft Adds Office Style Ribbon To Windows 8's Explorer     General Computing News      Fujitsu Develops Cloud Platform to Leverage Big Data

Get RSS feed Easy Print E-Mail this Message

Related News
GLOBALFOUNDRIES Delivering 8SW RF SOI Client Chips on 300mm Platform, Enhanced 14/12nm FinFET offerings
Globalfoundries to Work With Fraunhofer on FDSOI
UMC and GLOBALFOUNDRIES Won't Develop 7nm Technology
AMD Focuses on 7nm Chips
GLOBALFOUNDRIES Surpasses $2 Billion in Design Win Revenue on 22FDX Technology
Globalfoundries Outlines Dual Road-map Strategy - Advanced 7nm FinFET tape Outs and 22nm FDSOI
GLOBALFOUNDRIES Launches RF Ecosystem Program to Accelerate the Release of Wireless Connectivity, Radar and 5G Applications
GLOBALFOUNDRIES Extends Silicon Photonics Roadmap to Meet Demand for Datacenter Connectivity
Intel Uses Cobalt Interconnect for 10nm, Global Foundries Detail EUV Lithography for 7nm
Globalfoundries and Intel to Talk About 10, 7nm at IEDM
GLOBALFOUNDRIES Introduces AutoPro Automotive Platform for Connected Cars
Globalfoundries Asks EU to Probe TSMC

Most Popular News
 
Home | News | All News | Reviews | Articles | Guides | Download | Expert Area | Forum | Site Info
Site best viewed at 1024x768+ - CDRINFO.COM 1998-2018 - All rights reserved -
Privacy policy - Contact Us .