Friday, April 18, 2014
Search
  
Submit your own News for
inclusion in our Site.
Click here...
Breaking News
HTC Hired Ex-Samsung Marketing Officer
Xbox One Wolrdwide Sales Cross 5 million
Samsung Works With GLOBALFOUNDRIES On 14 nm FinFET Offering
Facebook To Find Nearby Friends
Console Sales Lift AMD's First Quarter Results
LG Expands 'Second Screen' TV Ecosystem With Open-Source SDK
Amazon Announces Kindle Service For Samsung Devices
Nokia Halts Sales Of Lumia 2520 Tablet
Active Discussions
help questions structure DVDR
Made video, won't play back easily
Questions durability monitor LCD
Questions fungus CD/DVD Media, Some expert engineer in optical media can help me?
CD, DVD and Blu-ray burning for Android in development
IBM supercharges Power servers with graphics chips
Werner Vogels: four cloud computing trends for 2014
Video editing software.
 Home > News > General Computing > JEDEC I...
Last 7 Days News : SU MO TU WE TH FR SA All News

Thursday, March 17, 2011
JEDEC Invites Industry To Create 3D IC Standards


JEDEC Solid State Technology Association today announced a spectrum of ongoing standards development work related to 3D-ICs.

As the dominant provider of free and open standards for high volume semiconductor applications including device, package, reliability and test standards, JEDEC is well-positioned to develop the standards needed to move this game-changing technology into high volume product applications. 3D is particularly suited for combinations of memory with other memory or logic, and since JEDEC has led the development of functional, interface and packaging standards for several generations of semiconductor memory including DRAM, FLASH and SRAM, it has the expertise to enable 3D standards for stacked devices and mixed technology ICs.

To meet industry demands for increased levels of integration as well as improved performance, bandwidth, latency, power, weight and form factor, microelectronics manufacturers are implementing three dimensional (3D) chip stacking utilizing Through Silicon Via (TSV) chip to chip interconnects. "TSV technology is on the cusp of enabling transformative performance improvements, power reductions and dense package sizes for applications ranging from handheld mobile devices to high-end servers," said Mian Quddus, Chairman of the JEDEC Board of Directors.

The Solid State Memories Committee (JC-42) has been working since June 2008 on definitions of standardized 3D memory stacks for DDR3 which provide power and performance benefits a full generation ahead of conventional technology. The DDR4 standard will be implemented with 3D support from the start.

The Multiple Chip Packages Committee (JC-63) is currently developing mixed technology pad sequence and device package standards. An active Task Group of the Low Power Memories Subcommittee (JC-42.6) is developing standards for Wide I/O Mobile Memory with TSV interconnect stacked on System on a Chip (SoC) Application Processors.

The Silicon Devices Reliability Qualification & Monitoring Subcommittee (JC-14.3) has been working on reliability interactions of 3D stacks and has released JEP158: 3D Chip Stack with Through-Silicon Vias (TSVS): Identifying, Understanding and Evaluating Reliability Interactions. In addition, reliability test methods developed by JC-14.1 and JC-14.2 and quality documents developed by JC-14.4 are applicable to 3D-IC packaged and unpackaged evaluations and qualifications.

The Mechanical Standardization Committee (JC-11) has been working since June 2010 on Wide I/O Mobile Memory package outline standardization, including an active Task Group focused on Design Guide and MO creation.

JEDEC invites technology and product developers from interested companies and organizations worldwide to participate.


Previous
Next
White House Releases Legislative Recommendations to Strengthen Intellectual Property Protections        All News        Samsung Released Series 2, Series 4, and Series 6 Business Laptops, 3D Monitors
White House Releases Legislative Recommendations to Strengthen Intellectual Property Protections     General Computing News      Mediatek And Ralink Merge

Get RSS feed Easy Print E-Mail this Message

Related News
JEDEC Standard Allows Development Of Higher Capacity DDR3 Modules
JEDEC Publishes Test Standard to Measure Effects of Proton Radiation on Electronic Devices
JEDEC Rleases e.MMC Standard Update v5.0
JEDEC Publishes Universal Flash Storage Standard v2.0
JEDEC Publishes Test Standard for UFS
JEDEC Publishes NAND Flash Interface Interoperability Standard
Jedec Releases Next-gen DDR4 DRAM Specifications
JEDEC Updates The UFS Standard
JEDEC Releases LPDDR3 Standard for Low Power Memory Devices
JEDEC to Standardize Non-Volatile Wireless Memory
JEDEC Publishes New Standard for Wide I/O Mobile DRAM
JEDEC Publishes New Standard for Serial NOR Flash

Most Popular News
 
Home | News | All News | Reviews | Articles | Guides | Download | Expert Area | Forum | Site Info
Site best viewed at 1024x768+ - CDRINFO.COM 1998-2014 - All rights reserved -
Privacy policy - Contact Us .