Wednesday, September 20, 2017
Search
  
Submit your own News for
inclusion in our Site.
Click here...
Breaking News
Pimax Launches First 8K VR Headset
New Amazon Fire HD 10: 1080p Full HD Display, Faster Performance, for $150
CyberLink Introduces 360 Video Editing Tools with PowerDirector 16 and Director Suite 6
Pioneer Introduces New CDJ-2000NXS2-W and DJM-900NXS2-W
AUO Presents 85-inch 8K4K Bezel-less TV Display
South Korean Government Wants to Stop Technology "Leaks" to China
Fujitsu Develops Wearable, Hands-Free Speech Translation Device
Dell Sees Solid Growth in Worldwide PC Monitor Market
Active Discussions
Which of these DVD media are the best, most durable?
How to back up a PS2 DL game
Copy a protected DVD?
roxio issues with xp pro
Help make DVDInfoPro better with dvdinfomantis!!!
menu making
Optiarc AD-7260S review
cdrw trouble
 Home > News > General Computing > Toshiba...
Last 7 Days News : SU MO TU WE TH FR SA All News

Monday, February 21, 2011
Toshiba Develops New Energy-Saving Flip-Flop Circuit


Toshiba will present a new power eficient flip-flop circuit for mobile equipment at t the 2011 IEEE International Solid-State Circuits Conference (ISSCC).

The new flip-flop circuit has been developed using the 40nm CMOS process is is expected to reduce power consumption in mobile equipment. Measured data verifies that the power dissipation of the new flip-flop is up to 77% less than that of a typical conventional flip-flop and that it achieves a 24% reduction in total power consumption when applied to a wireless LAN chip.

Measured data verifies that the power dissipation of the new flip-flop is up to 77% less than that of a typical conventional flip-flop and that it achieves a 24% reduction in total power consumption when applied to a wireless LAN chip.

A flip-flop is a circuit that temporarily stores one bit of data during arithmetic processing by a digital system-on-a-chip (SoC) incorporated in mobile equipment and other digital equipment. As a typical SoC uses 100,000 to 10 million flip-flops they are an essential part of an SoC design.

A typical flip-flop incorporates a clock buffer to produce a clock inverted signal required for the circuit's operation. When triggered by a signal from the clock, the clock buffer consumes power, even when the data is unchanged. In order to reduce this power dissipation, a power-saving design technique called clock gating is widely used to cut delivery of the clock signal to unused blocks. However, after applying the clock gating, the flip-flop active rate, a measure of data change rate per clock, is only 5-15%, indicating that there is still plenty of room for further power reduction.

In order to save power, Toshiba changed the structure of the typical flip-flop and eliminated the power-consuming clock buffer. This approach brings with it the problem of data collision between the data writing circuitry and the state holding circuitry in the flip-flop, which Toshiba overcame by adding adaptive coupling circuitry to the flip-flop. A combination of an nMOS transistor and a pMOS transistor, this circuitry adaptively weakens state-retention coupling and prevents collisions. Despite the addition of the adaptive coupling circuitry, overall simplification of the basic flip-flop configuration reduces the transistor count from 24 to 22, and the cell area is less than that of the conventional flip-flop.

This achievement will be announced on February 23 at the 2011 IEEE International Solid-State Circuits Conference (ISSCC) now being held in the United States.



Previous
Next
Google Docs Viewer Supports New File Formats        All News        Samsung Develops Mobile DRAM with Wide Interface
Google Docs Viewer Supports New File Formats     General Computing News      JVC Kenwood to Merge Operations

Get RSS feed Easy Print E-Mail this Message

Related News
Apple Could be Behind Toshiba's MoU With Bain Capital's Consortium
Toshiba Signs Memorandum to Accelerate Memory Chip Sale Talks With Bain-Sk Hynix Group
Toshiba in Ongoing Discussions for Chip Business Sale
Toshiba MQ04 Hard Disk Drive Packs 1TB of Storage in a 7mm Design
Bain, SK Hynix Up Bid for Toshiba Chip Unit: sources
Foxconn, Apple, and SoftBank Pursue Acquisition of Toshiba Memory Unit
Western Digital Could Quit Bid for Toshiba Chip Unit, for Better JV Terms
Toshiba Reaches Agreement With Western Digital Group: report
Toshiba Puts Weight in Talks With Western Digital on Chips Business Sale
Toshiba Launches 8TB X300 Desktop HDD, Western Digital Introduces New 20TB My Book Duo System
Toshiba's SG6 SSD Client SSD Uses 64-Layer 3D Flash Memory
Toshiba Announces NVMe over Fabrics Software Technology, Enterprise-Class SSDs with 64-Layer 3D Flash Memory

Most Popular News
 
Home | News | All News | Reviews | Articles | Guides | Download | Expert Area | Forum | Site Info
Site best viewed at 1024x768+ - CDRINFO.COM 1998-2017 - All rights reserved -
Privacy policy - Contact Us .