Thursday, May 05, 2016
Search
  
Submit your own News for
inclusion in our Site.
Click here...
Breaking News
HTC Sets Up New Company
Samsung 4K Blu-ray Player Gets UHD Alliance Certification
Google, Fiat Chrysler To Work Together On Self-driving Vehicles
AMD Radeon R3 SSDs Released
IBM Makes Quantum Computing Available on IBM Cloud
Apple Loses China Trademark For 'iPhone' On Leather Goods
Sony Releases New Home Audio Products
HDD Sales Fall, Capacities Rise
Active Discussions
Which of these DVD media are the best, most durable?
How to back up a PS2 DL game
Copy a protected DVD?
roxio issues with xp pro
Help make DVDInfoPro better with dvdinfomantis!!!
menu making
Optiarc AD-7260S review
cdrw trouble
 Home > News > General Computing > Toshiba...
Last 7 Days News : SU MO TU WE TH FR SA All News

Monday, February 21, 2011
Toshiba Develops New Energy-Saving Flip-Flop Circuit


Toshiba will present a new power eficient flip-flop circuit for mobile equipment at t the 2011 IEEE International Solid-State Circuits Conference (ISSCC).

The new flip-flop circuit has been developed using the 40nm CMOS process is is expected to reduce power consumption in mobile equipment. Measured data verifies that the power dissipation of the new flip-flop is up to 77% less than that of a typical conventional flip-flop and that it achieves a 24% reduction in total power consumption when applied to a wireless LAN chip.

Measured data verifies that the power dissipation of the new flip-flop is up to 77% less than that of a typical conventional flip-flop and that it achieves a 24% reduction in total power consumption when applied to a wireless LAN chip.

A flip-flop is a circuit that temporarily stores one bit of data during arithmetic processing by a digital system-on-a-chip (SoC) incorporated in mobile equipment and other digital equipment. As a typical SoC uses 100,000 to 10 million flip-flops they are an essential part of an SoC design.

A typical flip-flop incorporates a clock buffer to produce a clock inverted signal required for the circuit's operation. When triggered by a signal from the clock, the clock buffer consumes power, even when the data is unchanged. In order to reduce this power dissipation, a power-saving design technique called clock gating is widely used to cut delivery of the clock signal to unused blocks. However, after applying the clock gating, the flip-flop active rate, a measure of data change rate per clock, is only 5-15%, indicating that there is still plenty of room for further power reduction.

In order to save power, Toshiba changed the structure of the typical flip-flop and eliminated the power-consuming clock buffer. This approach brings with it the problem of data collision between the data writing circuitry and the state holding circuitry in the flip-flop, which Toshiba overcame by adding adaptive coupling circuitry to the flip-flop. A combination of an nMOS transistor and a pMOS transistor, this circuitry adaptively weakens state-retention coupling and prevents collisions. Despite the addition of the adaptive coupling circuitry, overall simplification of the basic flip-flop configuration reduces the transistor count from 24 to 22, and the cell area is less than that of the conventional flip-flop.

This achievement will be announced on February 23 at the 2011 IEEE International Solid-State Circuits Conference (ISSCC) now being held in the United States.



Previous
Next
Google Docs Viewer Supports New File Formats        All News        Samsung Develops Mobile DRAM with Wide Interface
Google Docs Viewer Supports New File Formats     General Computing News      JVC Kenwood to Merge Operations

Get RSS feed Easy Print E-Mail this Message

Related News
Fujitsu, Vaio, Toshiba, Abandon PC Merger Plans
New Toshiba Q300 And Q300 Pro Family Of SSDs Launch With 15nm TLC Flash Memory
Toshiba Recalls Laptop Computer Battery Packs Due to Burn and Fire Hazards
Toshiba Invests In New Memory Fabrication Facility, Sells 5.9 billion Assets And its Home Appliance Business
Canon to Buy Toshiba Medical For About $6bn
Toshiba HK4 Series SSDs Now Available
Toshiba Cancels Launch of Wearvue TG-1 Wearable Device
Toshiba's New SG5 TLC SSDs Are Optimized For notebooks And Desktops
Toshiba Dismisses PC Production Withdrawal Reports
Toshiba To Wind Down Its Hard Disk Business
Toshiba Develops STT-MRAM Magnetic Cache Memory, Wireless Receiver For Bluetooth Low Energy
Toshiba To Focus On Memory Chips, Phase Out Hard Disk Manufacturing

Most Popular News
 
Home | News | All News | Reviews | Articles | Guides | Download | Expert Area | Forum | Site Info
Site best viewed at 1024x768+ - CDRINFO.COM 1998-2016 - All rights reserved -
Privacy policy - Contact Us .