Thursday, July 27, 2017
Search
  
Submit your own News for
inclusion in our Site.
Click here...
Breaking News
Twitter Struggles to Attract New Users
Panasonic Technology Detects and Predicts a Driver's Level of Drowsiness
HTC U11 Takes Amazon Alexa On the Go
Samsung Electronics Reports Record Profit, Expects High Chip Demand
LG Electronics Reports Second Quarter Profit Although Its Mobile Business is Still Slow
HTC VIVE Develops Premium Standalone VR Headset for the China Market
Microsoft pays up to $250,000 for Windows 10 bugs
Foxconn Announces U.S. Manufacturing Plant in Wisconsin
Active Discussions
Which of these DVD media are the best, most durable?
How to back up a PS2 DL game
Copy a protected DVD?
roxio issues with xp pro
Help make DVDInfoPro better with dvdinfomantis!!!
menu making
Optiarc AD-7260S review
cdrw trouble
 Home > News > General Computing > Toshiba...
Last 7 Days News : SU MO TU WE TH FR SA All News

Monday, February 21, 2011
Toshiba Develops New Energy-Saving Flip-Flop Circuit


Toshiba will present a new power eficient flip-flop circuit for mobile equipment at t the 2011 IEEE International Solid-State Circuits Conference (ISSCC).

The new flip-flop circuit has been developed using the 40nm CMOS process is is expected to reduce power consumption in mobile equipment. Measured data verifies that the power dissipation of the new flip-flop is up to 77% less than that of a typical conventional flip-flop and that it achieves a 24% reduction in total power consumption when applied to a wireless LAN chip.

Measured data verifies that the power dissipation of the new flip-flop is up to 77% less than that of a typical conventional flip-flop and that it achieves a 24% reduction in total power consumption when applied to a wireless LAN chip.

A flip-flop is a circuit that temporarily stores one bit of data during arithmetic processing by a digital system-on-a-chip (SoC) incorporated in mobile equipment and other digital equipment. As a typical SoC uses 100,000 to 10 million flip-flops they are an essential part of an SoC design.

A typical flip-flop incorporates a clock buffer to produce a clock inverted signal required for the circuit's operation. When triggered by a signal from the clock, the clock buffer consumes power, even when the data is unchanged. In order to reduce this power dissipation, a power-saving design technique called clock gating is widely used to cut delivery of the clock signal to unused blocks. However, after applying the clock gating, the flip-flop active rate, a measure of data change rate per clock, is only 5-15%, indicating that there is still plenty of room for further power reduction.

In order to save power, Toshiba changed the structure of the typical flip-flop and eliminated the power-consuming clock buffer. This approach brings with it the problem of data collision between the data writing circuitry and the state holding circuitry in the flip-flop, which Toshiba overcame by adding adaptive coupling circuitry to the flip-flop. A combination of an nMOS transistor and a pMOS transistor, this circuitry adaptively weakens state-retention coupling and prevents collisions. Despite the addition of the adaptive coupling circuitry, overall simplification of the basic flip-flop configuration reduces the transistor count from 24 to 22, and the cell area is less than that of the conventional flip-flop.

This achievement will be announced on February 23 at the 2011 IEEE International Solid-State Circuits Conference (ISSCC) now being held in the United States.



Previous
Next
Google Docs Viewer Supports New File Formats        All News        Samsung Develops Mobile DRAM with Wide Interface
Google Docs Viewer Supports New File Formats     General Computing News      JVC Kenwood to Merge Operations

Get RSS feed Easy Print E-Mail this Message

Related News
Toshiba Resumed Blocking Western Digital Access to JV Database
Court Says Western Digital Should Have Access Toshiba's Technical Databases
Toshiba in Talks with Western Digital, Foxconn Over Memory Unit Sale
Western Digital Responds to Toshiba's Actions
Toshiba Delays Chip Unit Deal, Sues Western Digital
Western Digital Resubmits Bid for Toshiba Chip Unit
Toshiba Chip-Unit Final Agreement Said to be Delayed, WD Opposes Participation of SK Hynix
Toshiba Open to Further Talks With Western Digital About Chip Unit Sale
Japan-led Consortium Wins Toshiba Memory Bidding
Toshiba Applies Spintronics Technology to Strain-gauge Sensor Element to Boost Sensitivity
Western Digital's SanDisk Subsidiaries Seek Injunctive Relief Against Toshiba in the Superior Court of California
Toshiba Faces New Lawsuit Over Accounting Scandal

Most Popular News
 
Home | News | All News | Reviews | Articles | Guides | Download | Expert Area | Forum | Site Info
Site best viewed at 1024x768+ - CDRINFO.COM 1998-2017 - All rights reserved -
Privacy policy - Contact Us .