Sunday, June 25, 2017
Search
  
Submit your own News for
inclusion in our Site.
Click here...
Breaking News
Parts of Windows 10 Source Code Leaked Online
Hackers Attacked U.K. Parliament
Google Promises to Stop Reading Your Emails in Gmail
BlackBerry's Software and Services Sales Fell in Q1
Handsets Expected to be Largest Market for ICs
G.SKILL Announces New DDR4 for the Intel X299 HEDT Platform
Toshiba Open to Further Talks With Western Digital About Chip Unit Sale
Foxconn Confirms US Investment Plan
Active Discussions
Which of these DVD media are the best, most durable?
How to back up a PS2 DL game
Copy a protected DVD?
roxio issues with xp pro
Help make DVDInfoPro better with dvdinfomantis!!!
menu making
Optiarc AD-7260S review
cdrw trouble
 Home > News > General Computing > 25nm NA...
Last 7 Days News : SU MO TU WE TH FR SA All News

Tuesday, December 07, 2010
25nm NAND And 20nm Manufacturing Technology Platform on Stage Of IEDM 2010


Intel-Micron will talk about its 25nm 64Gb MLC NAND technology and TSMC's will present a 20nm technology platform at the IEEE International Electron Devices Meeting (IEDM) forum held in San Francisco December 6 - 8, 2010.

Researchers from Intel and Micron Technology will describe the technology they have developed to produce the world?s first 25nm 64Gb multi-level cell (MLC) NAND memory, with an incredibly small cell size of 0.0028μm2. The half-pitch of the cell is 24.5nm in the word line direction and 28.5nm in the bit line direction. An unwanted consequence of this aggressive word-line pitch scaling is increased word line-to-word line capacitance, as well as increased cell-to-cell interference. An air gap was introduced between word lines to overcome both these problems.

The researchers also optimized the insulating tunnel oxide and inter-poly dielectric of the cell, as well as the surrounding dielectric, to minimize leakage and trapping, resulting in performance similar to previous generations.

Taiwan-based TSMC will also unveil a complete high-performance 22/20nm CMOS logic technology at IEDM 2010. It features FinFET transistor architectures, aggressive 193nm immersion lithography, SiGe stressors, metal gates and high-k dielectrics. The FinFETs, built with dual-epitaxy and multiple stressors, demonstrate outstanding performance in both n- and p-channel versions, enabling maximum design flexibility, according to TSMC's researchers. N-/P-channel on-current is 1200/1100μA/μm respectively, while off-current for both N and P versions is 100nA/μm. The researchers used the new technology to build a dense 0.1μm2 SRAM memory cell, which had excellent noise characteristics (90mV noise margin) even at a low 0.45V operating voltage.


Previous
Next
NEC Demonstrates 400 G DWDM Transmission        All News        Apple Entrnce Into The 3D Fray May Help 3D Become Mainstream
NEC Demonstrates 400 G DWDM Transmission     General Computing News      Apple Entrnce Into The 3D Fray May Help 3D Become Mainstream

Get RSS feed Easy Print E-Mail this Message

Related News
Samsung Ramps up 64-Layer V-NAND Memory Production
Qualcomm Turns to TSMC Over Samsung For 7nm Chips
TSMC Remains Open to New Businesses, Despite Strong Growth
Crucial BX300 SSD Coming This Summer
Micron's GDDR5X Memory Hits the 16Gbps, Mass Production of GDDR6 on Track For Next Year
SK Hynix and Micron Try To Catch up With Samsung in 10nm DRAM Production
Samsung Electronics Is Considering Adding Second 3D NAND Line in China
TSMC is Already Testing 7nm Chips, Coming Next Year
Micron Announces a 4-server-node, All-flash, Accelerated Ceph Storage Solution
TSMC's April Revenue Decreased
Toshiba Demonstrates 64-Layer BiCS FLASH on Client NVM Express SSD
Western Digital Introduces iNAND 7250A Embedded Storage Device

Most Popular News
 
Home | News | All News | Reviews | Articles | Guides | Download | Expert Area | Forum | Site Info
Site best viewed at 1024x768+ - CDRINFO.COM 1998-2017 - All rights reserved -
Privacy policy - Contact Us .