Wednesday, April 23, 2014
Search
  
Submit your own News for
inclusion in our Site.
Click here...
Breaking News
Facebook Enjoys High First-quarter Revenue
Qualcomm Reports Less Than Expected 2Q Revenue
iPhone Sales Drive Apple's Record March Quarter Revenue
Travelling Through Time On Updated Google Maps
OnePlus One To Launch Next Month
LG Display Reports First Quarter Results
Toshiba Announces Canvio AeroMobile Wireless SSD
Global Chip Revenue Rises in 2013
Active Discussions
help questions structure DVDR
Made video, won't play back easily
Questions durability monitor LCD
Questions fungus CD/DVD Media, Some expert engineer in optical media can help me?
CD, DVD and Blu-ray burning for Android in development
IBM supercharges Power servers with graphics chips
Werner Vogels: four cloud computing trends for 2014
Video editing software.
 Home > News > General Computing > 25nm NA...
Last 7 Days News : SU MO TU WE TH FR SA All News

Tuesday, December 07, 2010
25nm NAND And 20nm Manufacturing Technology Platform on Stage Of IEDM 2010


Intel-Micron will talk about its 25nm 64Gb MLC NAND technology and TSMC's will present a 20nm technology platform at the IEEE International Electron Devices Meeting (IEDM) forum held in San Francisco December 6 - 8, 2010.

Researchers from Intel and Micron Technology will describe the technology they have developed to produce the world?s first 25nm 64Gb multi-level cell (MLC) NAND memory, with an incredibly small cell size of 0.0028μm2. The half-pitch of the cell is 24.5nm in the word line direction and 28.5nm in the bit line direction. An unwanted consequence of this aggressive word-line pitch scaling is increased word line-to-word line capacitance, as well as increased cell-to-cell interference. An air gap was introduced between word lines to overcome both these problems.

The researchers also optimized the insulating tunnel oxide and inter-poly dielectric of the cell, as well as the surrounding dielectric, to minimize leakage and trapping, resulting in performance similar to previous generations.

Taiwan-based TSMC will also unveil a complete high-performance 22/20nm CMOS logic technology at IEDM 2010. It features FinFET transistor architectures, aggressive 193nm immersion lithography, SiGe stressors, metal gates and high-k dielectrics. The FinFETs, built with dual-epitaxy and multiple stressors, demonstrate outstanding performance in both n- and p-channel versions, enabling maximum design flexibility, according to TSMC's researchers. N-/P-channel on-current is 1200/1100μA/μm respectively, while off-current for both N and P versions is 100nA/μm. The researchers used the new technology to build a dense 0.1μm2 SRAM memory cell, which had excellent noise characteristics (90mV noise margin) even at a low 0.45V operating voltage.


Previous
Next
NEC Demonstrates 400 G DWDM Transmission        All News        Apple Entrnce Into The 3D Fray May Help 3D Become Mainstream
NEC Demonstrates 400 G DWDM Transmission     General Computing News      Apple Entrnce Into The 3D Fray May Help 3D Become Mainstream

Get RSS feed Easy Print E-Mail this Message

Related News
Micron Releases New Solid State Drive For Data Centers
TSMC Reports Quarterly Profit
Micron, MediaTek Consider Investments In Kingston Solutions
Micron and Wave Systems Collaborate to Secure Connected Devices
Micron Reports Second-Quarter Profit
Micron To Offer DDR4 Modules for Future Intel Xeon Systems
Crucial M550 Series SSDs Released
Samsung Announces High-endurance 128Gb V-NAND Flash Memory For Enerprise SSDs
Sony And Micron Showcase 16Gb ReRAM
NAND flash Prices Fell in January
TSMC Enjoys Q4 Profit, Getting Ready For More Efficient Chips
3D-NAND Flash Development To Accelerate Next Year

Most Popular News
 
Home | News | All News | Reviews | Articles | Guides | Download | Expert Area | Forum | Site Info
Site best viewed at 1024x768+ - CDRINFO.COM 1998-2014 - All rights reserved -
Privacy policy - Contact Us .