Wednesday, March 21, 2018
Submit your own News for
inclusion in our Site.
Click here...
Breaking News
New Apple Watch Bands Feature Spring Colors and Styles
European Commission Proposes Measures to Ensure Companies Pay Fair Tax in the EU
VIVE FOCUS Coming To International Markets Later This Year
Qualcomm's New Snapdragon 845 Virtual Reality Development Kit Coming In Q2
South Korea Fines Facebook Over Unfair Practices
Futuremark Releases DirectX Raytracing Tech Demo
Samsung Expands its 8-Inch Foundry Offerings with New RF/IoT and Fingerprint Technology Solutions
Intel and Facebook Unveil Next Generation OCP Twin Lakes 1S Server
Active Discussions
Which of these DVD media are the best, most durable?
How to back up a PS2 DL game
Copy a protected DVD?
roxio issues with xp pro
Help make DVDInfoPro better with dvdinfomantis!!!
menu making
Optiarc AD-7260S review
cdrw trouble
 Home > News > General Computing > 25nm NA...
Last 7 Days News : SU MO TU WE TH FR SA All News

Tuesday, December 07, 2010
25nm NAND And 20nm Manufacturing Technology Platform on Stage Of IEDM 2010

Intel-Micron will talk about its 25nm 64Gb MLC NAND technology and TSMC's will present a 20nm technology platform at the IEEE International Electron Devices Meeting (IEDM) forum held in San Francisco December 6 - 8, 2010.

Researchers from Intel and Micron Technology will describe the technology they have developed to produce the world?s first 25nm 64Gb multi-level cell (MLC) NAND memory, with an incredibly small cell size of 0.0028μm2. The half-pitch of the cell is 24.5nm in the word line direction and 28.5nm in the bit line direction. An unwanted consequence of this aggressive word-line pitch scaling is increased word line-to-word line capacitance, as well as increased cell-to-cell interference. An air gap was introduced between word lines to overcome both these problems.

The researchers also optimized the insulating tunnel oxide and inter-poly dielectric of the cell, as well as the surrounding dielectric, to minimize leakage and trapping, resulting in performance similar to previous generations.

Taiwan-based TSMC will also unveil a complete high-performance 22/20nm CMOS logic technology at IEDM 2010. It features FinFET transistor architectures, aggressive 193nm immersion lithography, SiGe stressors, metal gates and high-k dielectrics. The FinFETs, built with dual-epitaxy and multiple stressors, demonstrate outstanding performance in both n- and p-channel versions, enabling maximum design flexibility, according to TSMC's researchers. N-/P-channel on-current is 1200/1100μA/μm respectively, while off-current for both N and P versions is 100nA/μm. The researchers used the new technology to build a dense 0.1μm2 SRAM memory cell, which had excellent noise characteristics (90mV noise margin) even at a low 0.45V operating voltage.

NEC Demonstrates 400 G DWDM Transmission        All News        Apple Entrnce Into The 3D Fray May Help 3D Become Mainstream
NEC Demonstrates 400 G DWDM Transmission     General Computing News      Apple Entrnce Into The 3D Fray May Help 3D Become Mainstream

Get RSS feed Easy Print E-Mail this Message

Related News
Samsung Expands Xian Flash Memory Plant
SK Hynix Starts Sampling Enterprise SSDs with its 72-Layer 512Gb 3D NAND Flash
TSMC Breaks Ground on 5nm Fab 18 in Southern Taiwan Science Park
Micron Launches 5200 SATA Enterprise SSD Featuring 64-layer 3D NAND
UMC Countersuits Micron
Tsinghua Unigroup May License 3D NAND flash Technology From Intel
Micron and Intel to Limit Their NAND Memory Joint Development Program
TSMC Could Outpace Samsung in 7nm Volume Production This Year
Toshiba to Prepare New Semiconductor Fabrication Facility
Crucial MX500 1TB SSD Retails for $259
TSMC to Invest $20bn in 3nm Chip Plant
Toshiba Unveils UFS Devices Based on 64-Layer, 3D Flash Memory

Most Popular News
Home | News | All News | Reviews | Articles | Guides | Download | Expert Area | Forum | Site Info
Site best viewed at 1024x768+ - CDRINFO.COM 1998-2018 - All rights reserved -
Privacy policy - Contact Us .