Wednesday, September 17, 2014
Search
  
Submit your own News for
inclusion in our Site.
Click here...
Breaking News
Sony To Offer Unity For PlayStation To PlayStation Licensed Developers
Blackberry Introduces Elegant Porsche Design P9983 Smartphone
Club 3D Launches 4K Docking Station
Logitech Gives You Control of Your Smart Home with the New Harmony Living Home Lineup
New iPads And OS X Yosemite Announcements Expected Next Month
Opera Max Data-savings App to be Embedded into MediaTek's LTE SoCs
Nero 2015 Supports Burning via Smartphone, WiFi Streaming
PMC Delivers 16-port SAS and SATA Storage Controllers
Active Discussions
Yamaha CRW-F1UX
help questions structure DVDR
Made video, won't play back easily
Questions durability monitor LCD
Questions fungus CD/DVD Media, Some expert engineer in optical media can help me?
CD, DVD and Blu-ray burning for Android in development
IBM supercharges Power servers with graphics chips
Werner Vogels: four cloud computing trends for 2014
 Home > News > General Computing > 25nm NA...
Last 7 Days News : SU MO TU WE TH FR SA All News

Tuesday, December 07, 2010
25nm NAND And 20nm Manufacturing Technology Platform on Stage Of IEDM 2010


Intel-Micron will talk about its 25nm 64Gb MLC NAND technology and TSMC's will present a 20nm technology platform at the IEEE International Electron Devices Meeting (IEDM) forum held in San Francisco December 6 - 8, 2010.

Researchers from Intel and Micron Technology will describe the technology they have developed to produce the world?s first 25nm 64Gb multi-level cell (MLC) NAND memory, with an incredibly small cell size of 0.0028μm2. The half-pitch of the cell is 24.5nm in the word line direction and 28.5nm in the bit line direction. An unwanted consequence of this aggressive word-line pitch scaling is increased word line-to-word line capacitance, as well as increased cell-to-cell interference. An air gap was introduced between word lines to overcome both these problems.

The researchers also optimized the insulating tunnel oxide and inter-poly dielectric of the cell, as well as the surrounding dielectric, to minimize leakage and trapping, resulting in performance similar to previous generations.

Taiwan-based TSMC will also unveil a complete high-performance 22/20nm CMOS logic technology at IEDM 2010. It features FinFET transistor architectures, aggressive 193nm immersion lithography, SiGe stressors, metal gates and high-k dielectrics. The FinFETs, built with dual-epitaxy and multiple stressors, demonstrate outstanding performance in both n- and p-channel versions, enabling maximum design flexibility, according to TSMC's researchers. N-/P-channel on-current is 1200/1100μA/μm respectively, while off-current for both N and P versions is 100nA/μm. The researchers used the new technology to build a dense 0.1μm2 SRAM memory cell, which had excellent noise characteristics (90mV noise margin) even at a low 0.45V operating voltage.


Previous
Next
NEC Demonstrates 400 G DWDM Transmission        All News        Apple Entrnce Into The 3D Fray May Help 3D Become Mainstream
NEC Demonstrates 400 G DWDM Transmission     General Computing News      Apple Entrnce Into The 3D Fray May Help 3D Become Mainstream

Get RSS feed Easy Print E-Mail this Message

Related News
Micron M600 SSD Released With Dynamic SLC Cache
TSMC 28HPC Process Enters Volume Production
NAND Flash Market to Grow in 2015
Tessera and Micron Execute New Technology and Patent License Agreements
Toshiba, Samsung Vie For 48-layer 3-D NAND Chips
TSMC Losses Chip Orders From Apple, Qualcomm: reports
TSMC Q2 profit Increased, 20nm Chips Start Shipping
Micron Announces Monolithic 8Gb DDR3 SDRAM
TSMC Reports Strong Q2 Sales
TSMC Aims At 10nm Chip Production By 2016
Samsung Maintains Its Global NAND Flash Leadership
Micron, SK Hynix May Invest In Taiwan SSD Controller Companies

Most Popular News
 
Home | News | All News | Reviews | Articles | Guides | Download | Expert Area | Forum | Site Info
Site best viewed at 1024x768+ - CDRINFO.COM 1998-2014 - All rights reserved -
Privacy policy - Contact Us .