Wednesday, June 03, 2015
Search
  
Submit your own News for
inclusion in our Site.
Click here...
Breaking News
HP's Futuristic 'Machine' Computer To Reach Software Developers Next Year
Samsung Licenses ARM's Mali GPUs
New Aquaris E5 HD Ubuntu Edition Smartphone Launches in Spain
Computex: ASUS Showcases Pen Stick PC Powered By A Cherry Trail CPU
Apple Is Recalling Beats Pill XL Speakers
IBM Buys Blue Box to Accelerate Open Hybrid Clouds
Yahoo Gives Advertisers Fraud Verification Tools
Fujifilm and imec Demonstrate Full-color Organic light-emitting diodes With photoresist technology for organic semiconductors
Active Discussions
Copy a protected DVD?
roxio issues with xp pro
How to burn a backup copy of The Frozen Throne
Help make DVDInfoPro better with dvdinfomantis!!!
Copied dvd's say blank in computer only
menu making
Optiarc AD-7260S review
cdrw trouble
 Home > News > General Computing > 25nm NA...
Last 7 Days News : SU MO TU WE TH FR SA All News

Tuesday, December 07, 2010
25nm NAND And 20nm Manufacturing Technology Platform on Stage Of IEDM 2010


Intel-Micron will talk about its 25nm 64Gb MLC NAND technology and TSMC's will present a 20nm technology platform at the IEEE International Electron Devices Meeting (IEDM) forum held in San Francisco December 6 - 8, 2010.

Researchers from Intel and Micron Technology will describe the technology they have developed to produce the world?s first 25nm 64Gb multi-level cell (MLC) NAND memory, with an incredibly small cell size of 0.0028μm2. The half-pitch of the cell is 24.5nm in the word line direction and 28.5nm in the bit line direction. An unwanted consequence of this aggressive word-line pitch scaling is increased word line-to-word line capacitance, as well as increased cell-to-cell interference. An air gap was introduced between word lines to overcome both these problems.

The researchers also optimized the insulating tunnel oxide and inter-poly dielectric of the cell, as well as the surrounding dielectric, to minimize leakage and trapping, resulting in performance similar to previous generations.

Taiwan-based TSMC will also unveil a complete high-performance 22/20nm CMOS logic technology at IEDM 2010. It features FinFET transistor architectures, aggressive 193nm immersion lithography, SiGe stressors, metal gates and high-k dielectrics. The FinFETs, built with dual-epitaxy and multiple stressors, demonstrate outstanding performance in both n- and p-channel versions, enabling maximum design flexibility, according to TSMC's researchers. N-/P-channel on-current is 1200/1100μA/μm respectively, while off-current for both N and P versions is 100nA/μm. The researchers used the new technology to build a dense 0.1μm2 SRAM memory cell, which had excellent noise characteristics (90mV noise margin) even at a low 0.45V operating voltage.


Previous
Next
NEC Demonstrates 400 G DWDM Transmission        All News        Apple Entrnce Into The 3D Fray May Help 3D Become Mainstream
NEC Demonstrates 400 G DWDM Transmission     General Computing News      Apple Entrnce Into The 3D Fray May Help 3D Become Mainstream

Get RSS feed Easy Print E-Mail this Message

Related News
Computex: Micron Announces New High-Capacity, 16nm Triple-Level-Cell NAND
TSMC To Move To 10nm Production in 2016
Oversupply in NAND Flash Market to Be Corrected in Q3
TSMC Solar Commercial-size Modules Achieve Record Efficiency
SK Hynix To Start Production Of 36-Layer 3D NAND Flash Chips
TSMC Start 10nm Manufacturing in mid-2016
TSMC Reports 65 pct Rise in Q1 Profit
Micron and Intel Unveil New 3D NAND Flash Memory
Toshiba, Sandisk, Develop First 48-layer 3D NAND For SSDs
Samsung Strengthens Its SSD Business With New Apple Macbook Deal
TSMC Achieves EUV Productivity Milestone
Micron, Seagate Announce Alliance on Solid-state Drives

Most Popular News
 
Home | News | All News | Reviews | Articles | Guides | Download | Expert Area | Forum | Site Info
Site best viewed at 1024x768+ - CDRINFO.COM 1998-2015 - All rights reserved -
Privacy policy - Contact Us .