Thursday, November 26, 2015
Submit your own News for
inclusion in our Site.
Click here...
Breaking News
New Huawei Mate 8 Smartphone Launched With Kirin 950 Inside
Samsung's New DDR4 with TSV Gives a Boost To Data Centers and Servers
Raspberry Pi Zero Is A $5 Tiny Computer
Panasonic's CX Ultra HD Smart TVs Bring 4K Closer To Home
New LG Ray Smartphone Focuses On Photo Shooting
HP Profit Lower Than Expected
Police Arrests Fifth Suspect In TalkTalk Hack Investigation
Toshiba Develops Fast 3D Metal Printer
Active Discussions
roxio issues with xp pro
How to back up a PS2 DL game
Copy a protected DVD?
How to burn a backup copy of The Frozen Throne
Help make DVDInfoPro better with dvdinfomantis!!!
Copied dvd's say blank in computer only
menu making
Optiarc AD-7260S review
 Home > News > General Computing > 25nm NA...
Last 7 Days News : SU MO TU WE TH FR SA All News

Tuesday, December 07, 2010
25nm NAND And 20nm Manufacturing Technology Platform on Stage Of IEDM 2010

Intel-Micron will talk about its 25nm 64Gb MLC NAND technology and TSMC's will present a 20nm technology platform at the IEEE International Electron Devices Meeting (IEDM) forum held in San Francisco December 6 - 8, 2010.

Researchers from Intel and Micron Technology will describe the technology they have developed to produce the world?s first 25nm 64Gb multi-level cell (MLC) NAND memory, with an incredibly small cell size of 0.0028μm2. The half-pitch of the cell is 24.5nm in the word line direction and 28.5nm in the bit line direction. An unwanted consequence of this aggressive word-line pitch scaling is increased word line-to-word line capacitance, as well as increased cell-to-cell interference. An air gap was introduced between word lines to overcome both these problems.

The researchers also optimized the insulating tunnel oxide and inter-poly dielectric of the cell, as well as the surrounding dielectric, to minimize leakage and trapping, resulting in performance similar to previous generations.

Taiwan-based TSMC will also unveil a complete high-performance 22/20nm CMOS logic technology at IEDM 2010. It features FinFET transistor architectures, aggressive 193nm immersion lithography, SiGe stressors, metal gates and high-k dielectrics. The FinFETs, built with dual-epitaxy and multiple stressors, demonstrate outstanding performance in both n- and p-channel versions, enabling maximum design flexibility, according to TSMC's researchers. N-/P-channel on-current is 1200/1100μA/μm respectively, while off-current for both N and P versions is 100nA/μm. The researchers used the new technology to build a dense 0.1μm2 SRAM memory cell, which had excellent noise characteristics (90mV noise margin) even at a low 0.45V operating voltage.

NEC Demonstrates 400 G DWDM Transmission        All News        Apple Entrnce Into The 3D Fray May Help 3D Become Mainstream
NEC Demonstrates 400 G DWDM Transmission     General Computing News      Apple Entrnce Into The 3D Fray May Help 3D Become Mainstream

Get RSS feed Easy Print E-Mail this Message

Related News
Micron's Persistent Memory Solution Combines DRAM Performance With NAND Flash Reliability
TSMC Could Sell Stake To Chinese: CEO
Micron's XTRMFlash Memory Breaks Through NOR Flash Speed Limits
SK Hynix To Produce V-NAND In 2016
TSMC Releases Low-cost Version of 16nm FinFET
Micron, Western Digital Consider Buying SanDisk: report
New Samsung 950 PRO SSD Reads At 2500MBps
TSMC Said To Have Secured A10 Chip Orders From Apple
Samsung Used TSMC's Technology To Prevail In Chip Manufacturing Race
TSMC to Cease Solar Manufacturing Operations
Samsung Rolls Out Line-up of V-NAND SSDs For Data Centers
Samsung Begins Mass Producing 256-Gigabit, 3D V-NAND Flash Memory

Most Popular News
Home | News | All News | Reviews | Articles | Guides | Download | Expert Area | Forum | Site Info
Site best viewed at 1024x768+ - CDRINFO.COM 1998-2015 - All rights reserved -
Privacy policy - Contact Us .