Tuesday, March 20, 2018
Submit your own News for
inclusion in our Site.
Click here...
Breaking News
Intel and Facebook Unveil Next Generation OCP Twin Lakes 1S Server
Facebook to Respond to FTC Questions Over Cambridge Analytica Case
AMD to Fix 13 processors Vulnerabilities Reported by CTS Labs Research
Microsoft Announces Project Denali SSD For Cloud-scale Applications
Microsoft Previews Windows Server 2019
Marvell Introduces New NVMe Switch and SSD Controllers
Google Focuses on News Publishers With New Initiative
Lite-On to Unveil New NVRAM Hybrid Solid-State Drive at OCP 2018
Active Discussions
Which of these DVD media are the best, most durable?
How to back up a PS2 DL game
Copy a protected DVD?
roxio issues with xp pro
Help make DVDInfoPro better with dvdinfomantis!!!
menu making
Optiarc AD-7260S review
cdrw trouble
 Home > News > General Computing > TSMC Ne...
Last 7 Days News : SU MO TU WE TH FR SA All News

Tuesday, June 15, 2010
TSMC New Standard Cell Slim Library Reduces Logic Area

Taiwan Semiconductor Manufacturing Company today introduced the first Slim Library that reduces system-on-chip (SoC) routed logic block area by 15 percent compared to blocks routed through current standard cell libraries.

The library targets TSMC's 65nm LP process technology and fits existing implementation flows for easy adoption. Designers can use the new Slim Library in existing or new designs without change to design tools and implementation methodologies.

Slim Library is the result of the AreaTrim design and process co-optimization program between the TSMC and Tela Innovations. The library is based on Tela's patented layout style and TSMC's process optimization. The two companies demonstrated the 15% area improvement through synthesis and timing-driven place and route implementations on multiple versions of widely used microprocessor cores.

The new library's layout style draws a lithography-optimized pattern with uniform density through unidirectional poly on a fixed pitch and improved manufacturing process control to reduce area. As a result, Slim Library achieves gate densities of up to 1 million gates per square millimeter.

Slim Library is re-designed into 8 tracks from the traditional 9-track configuration, yet provides equivalent performance and power. The library includes Multiple Vt options and power management cells along with full set of characterization corners.

The new 65LP Slim Library is available now in limited release through the TSMC Online customer design portal (http://online.tsmc.com/online) or by contacting local TSMC account management or support representatives. General release is targeted for the first quarter of 2011.

European Research Project Aims for Greener Electronics        All News        Khronos Releases OpenCL 1.1 Specification
European Research Project Aims for Greener Electronics     General Computing News      Toshiba develops Silicon Nanowire Transistor for 16nm Generation and Beyond

Get RSS feed Easy Print E-Mail this Message

Related News
TSMC Breaks Ground on 5nm Fab 18 in Southern Taiwan Science Park
TSMC Could Outpace Samsung in 7nm Volume Production This Year
TSMC to Invest $20bn in 3nm Chip Plant
Samsung Foundry in Advanced Discussions With New Customers for 7nm Chips
Apple Praises TSMC's Investments, Says iPhones Will be AI an Platform
TSMC Raises Forecasts for 2017 Due to 10nm Demand, Outlines 7 and 5nm Roadmap
TSMC Chairman Dr. Morris Chang to Retire
TSMC to Build 3nm Fab in Taiwan
Globalfoundries Asks EU to Probe TSMC
TSMC Updates its Roadmap, Talks About First 7nm Chips and EUV Migration
TSMC InFO packaging Enters Second Generation
TSMC Q2 Sales Slowed as Industry Expects the iPhone Launch

Most Popular News
Home | News | All News | Reviews | Articles | Guides | Download | Expert Area | Forum | Site Info
Site best viewed at 1024x768+ - CDRINFO.COM 1998-2018 - All rights reserved -
Privacy policy - Contact Us .