Wednesday, April 23, 2014
Search
  
Submit your own News for
inclusion in our Site.
Click here...
Breaking News
Travelling Through Time On Updated Google Maps
OnePlus One To Launch Next Month
LG Display Reports First Quarter Results
Toshiba Announces Canvio AeroMobile Wireless SSD
Global Chip Revenue Rises in 2013
Google Spent $3.82 Million Lobbying In First Quarter
Intel To Release Bay Trail-Entry Chip For Budget Tablets
Toshiba, SanDisk Mass Produce 15nm NAND flash Memory
Active Discussions
help questions structure DVDR
Made video, won't play back easily
Questions durability monitor LCD
Questions fungus CD/DVD Media, Some expert engineer in optical media can help me?
CD, DVD and Blu-ray burning for Android in development
IBM supercharges Power servers with graphics chips
Werner Vogels: four cloud computing trends for 2014
Video editing software.
 Home > News > General Computing > TSMC Ne...
Last 7 Days News : SU MO TU WE TH FR SA All News

Tuesday, June 15, 2010
TSMC New Standard Cell Slim Library Reduces Logic Area


Taiwan Semiconductor Manufacturing Company today introduced the first Slim Library that reduces system-on-chip (SoC) routed logic block area by 15 percent compared to blocks routed through current standard cell libraries.

The library targets TSMC's 65nm LP process technology and fits existing implementation flows for easy adoption. Designers can use the new Slim Library in existing or new designs without change to design tools and implementation methodologies.

Slim Library is the result of the AreaTrim design and process co-optimization program between the TSMC and Tela Innovations. The library is based on Tela's patented layout style and TSMC's process optimization. The two companies demonstrated the 15% area improvement through synthesis and timing-driven place and route implementations on multiple versions of widely used microprocessor cores.

The new library's layout style draws a lithography-optimized pattern with uniform density through unidirectional poly on a fixed pitch and improved manufacturing process control to reduce area. As a result, Slim Library achieves gate densities of up to 1 million gates per square millimeter.

Slim Library is re-designed into 8 tracks from the traditional 9-track configuration, yet provides equivalent performance and power. The library includes Multiple Vt options and power management cells along with full set of characterization corners.

The new 65LP Slim Library is available now in limited release through the TSMC Online customer design portal (http://online.tsmc.com/online) or by contacting local TSMC account management or support representatives. General release is targeted for the first quarter of 2011.


Previous
Next
European Research Project Aims for Greener Electronics        All News        Khronos Releases OpenCL 1.1 Specification
European Research Project Aims for Greener Electronics     General Computing News      Toshiba develops Silicon Nanowire Transistor for 16nm Generation and Beyond

Get RSS feed Easy Print E-Mail this Message

Related News
TSMC Reports Quarterly Profit
TSMC Enjoys Q4 Profit, Getting Ready For More Efficient Chips
Samsung, TSMC, and Micron Top List of IC Capacity Leaders
Apple Works with TSMC for Manufacturing of A8 Chip: report
TSMC Introduces Its 16nm FinFET Technology
Chipmaker TSMC Reports Increased Earnings
Foundries Spending Big on Capital Equipment
TSMC Outlines Path To 16nm While Costs And Complexity Rise
TSMC To Make Apple's A8 Chip: rumors
TSMC and OIP Partners Deliver 16FinFET and 3D IC Reference Flows
Apple's Shift in Chip Manufacturing Strategy Boosts Semiconductor Foundry Business
Big Changes Reported To 1H13 Top 20 Semiconductor Supplier Ranking

Most Popular News
 
Home | News | All News | Reviews | Articles | Guides | Download | Expert Area | Forum | Site Info
Site best viewed at 1024x768+ - CDRINFO.COM 1998-2014 - All rights reserved -
Privacy policy - Contact Us .