Friday, May 27, 2016
Search
  
Submit your own News for
inclusion in our Site.
Click here...
Breaking News
Nvidia's GeForce GTX 1080 Launches Wordlwide
Corsair Bulldog PC Is Seeking A Place In Your Living Room
Samsung Galaxy C5 and C7 Released In China
SSD Adoption in Notebooks To Increase This Year As TLC NAND Market Matures
Samsung To Launch "Samsung Pay Mini" Online Payments App
Facebook Publishers To Show Ads To Everyone
Samsung and Warner Bros. Release The Samsung Galaxy S7 edge Injustice Edition
Acer At Computex 2016
Active Discussions
Which of these DVD media are the best, most durable?
How to back up a PS2 DL game
Copy a protected DVD?
roxio issues with xp pro
Help make DVDInfoPro better with dvdinfomantis!!!
menu making
Optiarc AD-7260S review
cdrw trouble
 Home > News > General Computing > TSMC Ne...
Last 7 Days News : SU MO TU WE TH FR SA All News

Tuesday, June 15, 2010
TSMC New Standard Cell Slim Library Reduces Logic Area


Taiwan Semiconductor Manufacturing Company today introduced the first Slim Library that reduces system-on-chip (SoC) routed logic block area by 15 percent compared to blocks routed through current standard cell libraries.

The library targets TSMC's 65nm LP process technology and fits existing implementation flows for easy adoption. Designers can use the new Slim Library in existing or new designs without change to design tools and implementation methodologies.

Slim Library is the result of the AreaTrim design and process co-optimization program between the TSMC and Tela Innovations. The library is based on Tela's patented layout style and TSMC's process optimization. The two companies demonstrated the 15% area improvement through synthesis and timing-driven place and route implementations on multiple versions of widely used microprocessor cores.

The new library's layout style draws a lithography-optimized pattern with uniform density through unidirectional poly on a fixed pitch and improved manufacturing process control to reduce area. As a result, Slim Library achieves gate densities of up to 1 million gates per square millimeter.

Slim Library is re-designed into 8 tracks from the traditional 9-track configuration, yet provides equivalent performance and power. The library includes Multiple Vt options and power management cells along with full set of characterization corners.

The new 65LP Slim Library is available now in limited release through the TSMC Online customer design portal (http://online.tsmc.com/online) or by contacting local TSMC account management or support representatives. General release is targeted for the first quarter of 2011.


Previous
Next
European Research Project Aims for Greener Electronics        All News        Khronos Releases OpenCL 1.1 Specification
European Research Project Aims for Greener Electronics     General Computing News      Toshiba develops Silicon Nanowire Transistor for 16nm Generation and Beyond

Get RSS feed Easy Print E-Mail this Message

Related News
TSMC to Boost R&D Spending To Accelerate Development Of More Advanced Chips
ARM And TSMC Validate First Multicore Test Chip Based on 10FinFET Technology
TSMC On Track To Move InFO Packaging Technology to Volume Production
TSMC Forecasts Slow Sales Amid Smartphone Slowdown
TSMC To Build 12-inch Fab In China
ARM and TSMC To Collaborate on 7nm FinFET Process Technology
Samsung Lost iPhone 7 Chip Contract
TSMC Says Recent Earthquake Damaged Wafers
TSMC Wins Exclusive Chip Contract For Next iPhone: report
Chip Makers Differientate In terms Of Equipment Investments
Taiwan Earthquake Temporarily Suspended TSMC's And UMC's Production
TSMC Confident That It Will Lead The 10nm Foundry Segment

Most Popular News
 
Home | News | All News | Reviews | Articles | Guides | Download | Expert Area | Forum | Site Info
Site best viewed at 1024x768+ - CDRINFO.COM 1998-2016 - All rights reserved -
Privacy policy - Contact Us .