Friday, September 30, 2016
Search
  
Submit your own News for
inclusion in our Site.
Click here...
Breaking News
Foxconn's Sharp to Invest $570 Million on Flexible OLED Panel Production
Google Apps for Work Become Smarter, Part Of New G Suite
Amazon Offers $2.5 Million to Advance Conversational Artificial Intelligence
Raspberry Pi Upgraded With A Visual Overhaul Called Pixel
E FUN Nextbook Ares 11 2-in-1 Android Tablet Costs Just $179
Micron Opens Fab 10 Singapore NAND Flash Memory Fabrication Facility
Qualcomm in Talks to Buy NXP
Microsoft Creation New Artificial Intelligence and Research Group
Active Discussions
Which of these DVD media are the best, most durable?
How to back up a PS2 DL game
Copy a protected DVD?
roxio issues with xp pro
Help make DVDInfoPro better with dvdinfomantis!!!
menu making
Optiarc AD-7260S review
cdrw trouble
 Home > News > General Computing > Toshiba...
Last 7 Days News : SU MO TU WE TH FR SA All News

Tuesday, June 15, 2010
Toshiba develops Silicon Nanowire Transistor for 16nm Generation and Beyond


Toshiba has developed a breakthrough technology for a nanowire transistor, a major candidate for a 3D structure transistor for system LSI in the 16nm generation and beyond.

The company has achieved a 1mA/μm on-current, the world's highest level for a nanowire transistor, by reducing parasitic resistance and improving the on-current level by 75%. This is a major step towards practical application of nanowire transistors. This achievement will be presented at the 2010 Symposium on VLSI Technology in Hawaii, on June 17.

When the size of current planar transistors scales smaller, current leakage between the source and the drain at its off-stage (off-leakage) will become a critical problem in securing circuit reliability. To overcome this, transistors with a 3D structure, including silicon nanowire transistors, are being investigated as candidates for future generations of devices. The silicon nanowire transistor can suppress off-leakage and achieve further short-channel operation, because its thin wire-shaped silicon channel (nanowire channel) is effectively controlled by the surrounding gate. However, parasitic resistance in the nanowire-shaped source/drain, especially in the region under the gate sidewall, degrades the on-current.

Toshiba overcame this problem by optimizing gate fabrication and significantly reducing the thickness of the gate sidewall, from 30nm to 10nm. Low parasitic resistance was realized by epitaxial silicon growth on the source/drain with a thin gate sidewall, which leads to a 40% increase in on-current. The company also achieved a further 25% increase in current performance by changing the direction of the silicon nanowire channel from the <110> to <100> plane direction. Utilizing these technologies, Toshiba has demonstrated an on-current level of 1mA/μm, when the off-current is 100nA/μm, a 75% increase in the on-current at the same off-current condition.

Toshiba's work was partly supported by New Energy and Industrial Technology Development Organization (NEDO) 's Development of Nanoelectronic Device Technology.



Previous
Next
Samsung Introduces New Smartphones at CommunicAsia 2010        All News        IBM, ARM, Samsung, GLOBALFOUNDRIES and Synopsys Announce Delivery of New Chip Platform
TSMC New Standard Cell Slim Library Reduces Logic Area     General Computing News      IBM, ARM, Samsung, GLOBALFOUNDRIES and Synopsys Announce Delivery of New Chip Platform

Get RSS feed Easy Print E-Mail this Message

Related News
Toshiba, Tohoku Electric and Iwatani Start Study of World?s Largest Hydrogen Energy System
Toshiba Introduces the Value-oriented OCZ TL100 SATA SSD Series
Toshiba Expands 24nm SLC Flash Family with 16Gb Offering
Toshiba Introduces the OCZ VX500 SATA SSD Series
Toshiba to Implement Eyefi Connected Features in Next FlashAir SD Cards
Toshiba Debuts Flashmatrix Technology
Toshiba Announces New BG SSDs with 3-Bit-Per-Cell TLC BiCS FLASH
Toshiba's ZD6000 Dual Port NVMe SSD Offers A Capacity Of 7.68TB
Toshiba PC Business Not Affected By Company's Restructuring
Toshiba Develops High-Speed MTJ Element for Non-Volatile STT-MRAM For 2X nm Generation Transistors
Toshiba Develops Circuit Technology for Small Area Non-volatile FPGAs
New Imaging Technique Can Simultaneously Acquire a Color Image and Depth Map from a Single Image Taken with a Monocular Camera

Most Popular News
 
Home | News | All News | Reviews | Articles | Guides | Download | Expert Area | Forum | Site Info
Site best viewed at 1024x768+ - CDRINFO.COM 1998-2016 - All rights reserved -
Privacy policy - Contact Us .