Monday, November 24, 2014
Search
  
Submit your own News for
inclusion in our Site.
Click here...
Breaking News
Regin Trojan Enables Stealthy Surveillance: Symantec
ASTC Says 100 TB HDDs Coming in 2025
Alienware Alpha PC Gaming Console Now Shipping
Samsung Files ITC Complaint Against Nvidia
Europe To Ask Google Unlink Its Commercial And Search Services
Streaming TV Service Aereo Files for Bankruptcy
Square Launches Cash Register Service
Call of Duty: Advanced Warfare is the Biggest Entertainment Launch of 2014
Active Discussions
cdrw trouble
CDR for car Sat Nav
DVD/DL for Optiarc 7191S at 8X
Copied dvd's say blank in computer only
Made video, won't play back easily
New Features In Firefox 33
updated tests for dvd and cd burners
How to generate lots of different CDs quickly
 Home > News > General Computing > Toshiba...
Last 7 Days News : SU MO TU WE TH FR SA All News

Tuesday, June 15, 2010
Toshiba develops Silicon Nanowire Transistor for 16nm Generation and Beyond


Toshiba has developed a breakthrough technology for a nanowire transistor, a major candidate for a 3D structure transistor for system LSI in the 16nm generation and beyond.

The company has achieved a 1mA/μm on-current, the world's highest level for a nanowire transistor, by reducing parasitic resistance and improving the on-current level by 75%. This is a major step towards practical application of nanowire transistors. This achievement will be presented at the 2010 Symposium on VLSI Technology in Hawaii, on June 17.

When the size of current planar transistors scales smaller, current leakage between the source and the drain at its off-stage (off-leakage) will become a critical problem in securing circuit reliability. To overcome this, transistors with a 3D structure, including silicon nanowire transistors, are being investigated as candidates for future generations of devices. The silicon nanowire transistor can suppress off-leakage and achieve further short-channel operation, because its thin wire-shaped silicon channel (nanowire channel) is effectively controlled by the surrounding gate. However, parasitic resistance in the nanowire-shaped source/drain, especially in the region under the gate sidewall, degrades the on-current.

Toshiba overcame this problem by optimizing gate fabrication and significantly reducing the thickness of the gate sidewall, from 30nm to 10nm. Low parasitic resistance was realized by epitaxial silicon growth on the source/drain with a thin gate sidewall, which leads to a 40% increase in on-current. The company also achieved a further 25% increase in current performance by changing the direction of the silicon nanowire channel from the <110> to <100> plane direction. Utilizing these technologies, Toshiba has demonstrated an on-current level of 1mA/μm, when the off-current is 100nA/μm, a 75% increase in the on-current at the same off-current condition.

Toshiba's work was partly supported by New Energy and Industrial Technology Development Organization (NEDO) 's Development of Nanoelectronic Device Technology.



Previous
Next
Samsung Introduces New Smartphones at CommunicAsia 2010        All News        IBM, ARM, Samsung, GLOBALFOUNDRIES and Synopsys Announce Delivery of New Chip Platform
TSMC New Standard Cell Slim Library Reduces Logic Area     General Computing News      IBM, ARM, Samsung, GLOBALFOUNDRIES and Synopsys Announce Delivery of New Chip Platform

Get RSS feed Easy Print E-Mail this Message

Related News
Toshiba's Enterprise PC Solution Uses BIOS to Secure Information Security
Toshiba and Cisco To Collaborate In Internet of Things Solutions
Toshiba Expands Its Lineup of Application Processors for Wearable Devices
Toshiba Offers New 4TB and 5TB Desktop HDDs
Toshiba Debuts New 2-in-1 Convertible PC with a 360-Degree Design
Toshiba Develops Lifelike Communication Android, Smart Glasses
New Toshiba Tecra C50 Laptop Delivers Security at Affordable Price
Toshiba to Develop New Transistor Series Using Latest Process Technology
Toshiba to Restructure Its PC Business
Toshiba 2014 4K UHD Models Now Available
Toshiba and SanDisk Celebrate the Opening of the Second Phase of Fab 5 and Start Construction of New Fab 2 Semiconductor Fabrication Facility
Toshiba Achieves world's Highest Rate of Quantum Encryption Key Data Distribution

Most Popular News
 
Home | News | All News | Reviews | Articles | Guides | Download | Expert Area | Forum | Site Info
Site best viewed at 1024x768+ - CDRINFO.COM 1998-2014 - All rights reserved -
Privacy policy - Contact Us .