Thursday, October 02, 2014
Search
  
Submit your own News for
inclusion in our Site.
Click here...
Breaking News
Microsoft Introduces Sway App For Office
Facebook To Change Real-name Policy
CEA Outlines Five Technology Trends In Consumer Technology
Apple CarPlay Update Now Available with Firmware for Pioneer NEX In-Dash Receiver Models
Philips to Appeal $467 Million Patent Infringement Lawsuit
Rovio to Slash 130 Jobs
Toshiba Offers Ultra-small e-MMC Embedded NAND Flash Memory Products
ARM and TSMC Unveil Roadmap for 64-bit ARM-based Processors on 10FinFET Process
Active Discussions
Yamaha CRW-F1UX
help questions structure DVDR
Made video, won't play back easily
Questions durability monitor LCD
Questions fungus CD/DVD Media, Some expert engineer in optical media can help me?
CD, DVD and Blu-ray burning for Android in development
IBM supercharges Power servers with graphics chips
Werner Vogels: four cloud computing trends for 2014
 Home > News > General Computing > Samsung...
Last 7 Days News : SU MO TU WE TH FR SA All News

Friday, June 11, 2010
Samsung Qualifies 32nm Low Power High-K Metal Gate Logic Process


Samsung's foundry business, Samsung Foundry, has qualified 32nm low-power (LP) process with high-k metal gate (HKMG) technology.

The company said that the process has successfully completed reliability testing at Samsung Foundry's 300-millimeter logic fabrication line, the S Line, in Giheung, Korea and, is now ready for production of customer designs. Samsung Foundry is poised to begin volume manufacturing of chips designed to meet the media intensive, energy-efficient requirements of next-generation mobile consumer electronics.

Samsung Foundry, together with the IBM Joint Development Alliance (JDA), has tuned its 32nm LP HKMG gate-first process node to deliver a cutting-edge process platform with double the logic density of 45nm processes through minimized restrictive design rules.

"This result is another significant milestone in our strategy to provide leadership foundry process technology fully integrated with state-of-the-art design solutions for low power system-on-chip (SoC) design," said Stephen Woo, executive vice president and general manager, System LSI Division, Samsung Electronics. "Collaborating with several key partners, we have been able to take HKMG from development to implementation in a production environment. Our customers can now seamlessly integrate their design innovations with the most advanced 32nm LP HKMG process technology, design tools, IP and manufacturing to accelerate time to market for their leading edge mobile silicon solutions."

"Congratulations to Samsung on being the first foundry to demonstrate SoCs using high-k/metal gate technology. This important milestone represents the culmination of collaboration by the IBM technology development alliance to deliver the competitive, low power' gate first' high-k technology - ideal for the emerging next-generation mobile applications," said Gary Patton, vice president for IBM's Semiconductor Research and Development Center.

As part of the qualification process, Samsung Foundry designed and manufactured a 32nm LP SoC that shows 30 percent dynamic power reduction and 55 percent leakage power reduction when compared to the SoC design implemented at 45nm LP at the same frequency. Samsung Foundry was able to reach these significant power reduction numbers due to its gate-first HKMG implementation.

In developing the 32nm LP process, Samsung Foundry worked in close engineering partnership with its ecosystem partners. The partner IP successfully integrated and silicon proven in this SoC includes ARM 1176 core, ARM physical IP comprising of standard cells, memory compilers and I/Os and Synopsys' USB 2.0 OTG.

Samsung Foundry worked with EDA partners including Synopsys, Cadence Design Systems and Mentor to incorporate advances into the design flow for 32nm LP such as:

- Advanced low power techniques including power gating, multi-threshold voltages, multi-channel lengths and adaptive body biasing techniques were used to reduce leakage power
- Statistical Static Timing Analysis (SSTA) was used to effectively address variation and reduce timing margins
- Various cell and chip level DFM techniques were used to improve manufacturability

Samsung Foundry's 32nm LP HKMG process technology has been developed to offer its customers shrinkable design rules and a smooth migration path to 28nm LP.


Previous
Next
AU Optronics Indicted For LCD Price-Fixing        All News        iSuppli To Acquire Screen Digest
AU Optronics Indicted For LCD Price-Fixing     General Computing News      iSuppli To Acquire Screen Digest

Get RSS feed Easy Print E-Mail this Message

Related News
Samsung To Invest In Vietnam TV Plant
Samsung Starts Producing 3.2-Terabyte NVMe SSD Based on 3D V-NAND for Severs
Samsung Shrinks Its PC business
Samsung Launches Note 4 , Gear S Coming This Fall
Samsung Galaxy Alpha And LG G3 Vigor Coming from AT&T
Order Your Samsung Galaxy Note 4 Today
Samsung Now Mass Producing 20-Nanometer 6Gb LPDDR3 Mobile DRAM
New Samsung NX1 Launches With APS-C backside-illuminated CMOS
Korean Authorities To Inverstigate LG-Samsung Dispute
Samsung Open Source Conference Kicks off Tuesday
Diesel Black Gold Introduces Custom Samsung Gear S at Runway Show
Samsung Outlines Its Vision for the Future Home At IFA 2014

Most Popular News
 
Home | News | All News | Reviews | Articles | Guides | Download | Expert Area | Forum | Site Info
Site best viewed at 1024x768+ - CDRINFO.COM 1998-2014 - All rights reserved -
Privacy policy - Contact Us .