Friday, September 19, 2014
Search
  
Submit your own News for
inclusion in our Site.
Click here...
Breaking News
Android L To Support Encryption By Default
Microsoft Outlines Basic Elements Of Direct3D 12
New GeForce WHQL Driver Released
Panasonic and Leica Expand Partnership Agreement
Acer Brings 4K2K Displays With NVIDIA G-SYNC to The US
Order Your Samsung Galaxy Note 4 Today
TSMC Acquires EUV Machines For 10nm Chips
Atmos Firmware Update for Pioneer Elite SC Receivers Coming this Month
Active Discussions
Yamaha CRW-F1UX
help questions structure DVDR
Made video, won't play back easily
Questions durability monitor LCD
Questions fungus CD/DVD Media, Some expert engineer in optical media can help me?
CD, DVD and Blu-ray burning for Android in development
IBM supercharges Power servers with graphics chips
Werner Vogels: four cloud computing trends for 2014
 Home > News > General Computing > TSMC Re...
Last 7 Days News : SU MO TU WE TH FR SA All News

Wednesday, June 17, 2009
TSMC Reports Foundry's First 28 Nanometer Low Power Platform Technology with Fully Functional 64Mb SRAM


Taiwan Semiconductor Manufacturing Company today announced it has successfully developed the first 28-nanometer (nm) low power technology that continues the scaling trend and extends Silicon Oxynitride (SiON)/poly usage beyond 32 nanometer with a dual/triple gate oxide process.

Other characteristics from this technology includes high density and low Vcc_min 6-T SRAM cells, low leakage transistors, well-proven conventional analog/RF/electrical fuse components and low-RC Cu-low-k interconnect. This development was presented today in a paper at the 2009 Symposia on VLSI Technology and Circuits in Kyoto, Japan.

Additionally, the paper reports good 64Mb SRAM functional yield with a competitive cell size of 0.127 um˛, and a raw gate density as high as 3900 kGate/mm˛ in this 28nm dual/triple gate oxide SoC technology. Good SRAM Vcc_min, electrical fuse, and analog performance have also been achieved which proves the manufacturability of this technology.

In the paper presented, low standby and low operating power transistors using SiON optimized with strain engineering and aggressive oxide thickness provide up to 25~40% speed improvement or 30~50% active power reduction over prior 45nm technology.

"This development was achieved through close collaboration with customers who are pushing their own boundaries of new applications requiring 28nm technology," said Dr. Jack Sun, vice president R&D at TSMC.

In the previous announcement made in September 2008, TSMC plans to deliver its 28nm process in early 2010 as a full node technology offering options of power-efficient high performance and lower power technologies. TSMC is now on track to deliver 28nm technology platforms to its customers.


Previous
Next
Patriot's Launches 128GB Magnum USB Flash Drive        All News        Nero Summer Promotion: Nero 9 Plus Unlimited MP3 and Video Downloads
NEC and Toshiba Extend 28nm Chip Technology Development Agreements with IBM     General Computing News      GLOBALFOUNDRIES Details Advanced Technology Aimed at 22nm and Beyond

Get RSS feed Easy Print E-Mail this Message

Related News
TSMC Acquires EUV Machines For 10nm Chips
TSMC 28HPC Process Enters Volume Production
TSMC Losses Chip Orders From Apple, Qualcomm: reports
TSMC Q2 profit Increased, 20nm Chips Start Shipping
TSMC Reports Strong Q2 Sales
TSMC Aims At 10nm Chip Production By 2016
TSMC Reports Quarterly Profit
TSMC Enjoys Q4 Profit, Getting Ready For More Efficient Chips
Samsung, TSMC, and Micron Top List of IC Capacity Leaders
Apple Works with TSMC for Manufacturing of A8 Chip: report
TSMC Introduces Its 16nm FinFET Technology
Chipmaker TSMC Reports Increased Earnings

Most Popular News
 
Home | News | All News | Reviews | Articles | Guides | Download | Expert Area | Forum | Site Info
Site best viewed at 1024x768+ - CDRINFO.COM 1998-2014 - All rights reserved -
Privacy policy - Contact Us .