Sunday, March 01, 2015
Search
  
Submit your own News for
inclusion in our Site.
Click here...
Breaking News
Crafted from Metal and Glass, Samsung Galaxy S6 and Galaxy S6 Edge Are Here
MWC: SanDisk Introduces New Mobile Flash Drives, iNAND 7132 Storage Solution And 200GB microSDXC Card
MWC: New Tablets By Lenovo
Firefox OS Expands with More Partners, Devices
MWC: MediaTek Releases SoCs For Smartphones And Tablets
HP Introduces The Spectre x360 Convertible PC
Acer Unveils Windows Phone 10-ready smartphone At MWC
New ZTE Grand S3 Smartphone Offers EyeVerify Authentication
Active Discussions
Need serious help!!!!
burning
nvidia 6200 review
Hello
Burning Multimedia in track 0
I'm lazy. Please help.
sanyo e6 camera
need help on some cd burning...
 Home > News > PC Parts > NEC, To...
Last 7 Days News : SU MO TU WE TH FR SA All News

Thursday, December 18, 2008
NEC, Toshiba Develop Cost-effective 32nm CMOS Platform Technology


Toshiba has developed a cost-effective 32nm CMOS platform technology that offers higher density and improved performance while halving the cost per function from 45nm technology.

The platform was achieved by application of advanced single exposure lithography and gate-first metal gate/high-K process technology. This technology enables a 0.124μm2 SRAM cell and a gate density of 3,650 gate/mm2. This SRAM cell is the smallest yet achieved in the 32nm generation. The platform technology is based on a 32nm process technology developed jointly with NEC Electronics.

Advanced semiconductor process migration faces challenges to achieve both cost competitiveness and enhanced performance for stricter design rules. This requires technological optimization in lithography and patterning integration, materials, and device design.

Realizing the strict design rule in the 32nm generation was originally seen as requiring dual exposure technology in the lithography process, which would result in higher process costs due to increased process steps, and in degraded manufacturing yields owing to increased process dusts. Toshiba realized an architecture based on single exposure lithography by applying ArF immersion lithography with a NA 1.3 and over, and by optimizing the lithography illumination conditions.

The development work also demonstrated that application of a metal gate/high-K not only boosts transistor performance but also reduces threshold voltage mismatch, which affects stable operation of SRAM and logic circuits. In addition, a bent-shaped type cell was selected for layout optimization, which also contributed to reduce threshold voltage mismatch.

By adopting this approach, Toshiba realized a 32nm CMOS platform design that reduces cost per function by 50% from 45nm technology, an achievement that would have been impossible with conventional poly/SiON and double patterning.

Toshiba said that it would further enhance development of the new platform.

The achievement was introduced today at the International Electron Devices meeting (IEDM) in San Francisco, CA.

New Platform Technology for 40nm CMOS Process

At the same event, Toshiba announced a 40nm CMOS platform technology based on 45nm process technology co-developed with NEC Electronics. The new platform fabricates SOC for power-critical mobile applications that consume less than half the power of 65nm generation LSI. The company also announced that it expects to deploy the technology on samples in the fourth quarter of FY2008, and in mass production in the second quarter, FY2009.

Advanced mobile application requires reduced chip size and lower power consumption. Process migration is a solution to meet the demand, however, shorter channel length tends to cause current leakage. Both reduction of power consumption and chip size shrinkage require controlling channel impurity concentration and fining layout.

Toshiba has established and applied new platform technology for a new activation sequence using flash lamp anneal, optimizing impurities in the ion implantation process, and applying Hafnium incorporated insulators and DFM (design for manufacturing) technologies. Doubling the flash lamp anneal process boosted both the PMOS and NMOS performance. Doping germanium with nitrogen in the ion implantation process minimized concentration in the channel area, which contributes to higher transistor performance. Hafnium incorporated insulators improve drive current by increasing threshold voltage without excess concentration of channel impurities. Application of DFM technologies enabled aggressively scaled layout with lower lithographic defects.


Previous
Next
AOL Launches New Version of Web Mail        All News        Philips Reaches Consensus with Ritek and CMC
Sony Pre-loading Music and Movies On Microvault Flash Drives     PC Parts News      Toshiba Launches 512GB Solid State Drive and Next-Generation SSD family using 43nm MLC NAND

Get RSS feed Easy Print E-Mail this Message

Related News
Toshiba Develops Multicore SoC For Image-Recognition Applications
Toshiba Launches 8 Megapixel CMOS Image Sensor for Smartphones and Tablets
Toshiba Introduces New APs For For IoT Solutions
Toshiba Achieves 1Tbit per Square Inch Areal Density in a 2.5-Inch Hard Disk Drive
Toshiba, SK Hynix, To Accelerate Development of Nano Imprint Lithography
Toshiba Announces Encrypted USB Flash Drive
Compal To Take Over Toshiba's TV Business
Toshiba Reorganization to Strengthen IoT-Related Business
Toshiba Develops Cloud System for Instantaneous Remote Control of One Million Devices
Toshiba Launches NFC Built-in SDHC Memory Card
Toshiba Launches 3TB 2.5-inch HDD, Showcases First PCIe Single Package SSD
Toshiba Adds New Models To Click and Encore Families

Most Popular News
 
Home | News | All News | Reviews | Articles | Guides | Download | Expert Area | Forum | Site Info
Site best viewed at 1024x768+ - CDRINFO.COM 1998-2015 - All rights reserved -
Privacy policy - Contact Us .