Tuesday, March 31, 2015
Search
  
Submit your own News for
inclusion in our Site.
Click here...
Breaking News
Google Now Offers A Gmail For Android Users
Jay-Z Challenges Launches Updated Tidal Music Service
Apple Offers Trade-in Program For Android, Blackberry And Windows Phones
Kingston Releases New USB 3,0 Media Reader
Amazon Starts Offering Home Services
Alibaba Signs Deal With BMG
GIGABYTE Releases ARM Server Solutions
ASUS Transformer Book Chi Available for Preorders
Active Discussions
how to copy and move data files to dvd-rw
cdrw trouble
Need serious help!!!!
burning
nvidia 6200 review
Hello
Burning Multimedia in track 0
I'm lazy. Please help.
 Home > News > PC Parts > Panason...
Last 7 Days News : SU MO TU WE TH FR SA All News

Thursday, October 09, 2008
Panasonic and Renesas to Collaborate on Development of SoCs at 32-nm Process Node


Building on their partnership<

The two companies are confident that their 32-nm node transistor technology and other advances can soon be applied to products in mass production.

It is anticipated that SoCs at the 32-nm node will deliver lower cost and improved performance enabled by miniaturization of their design rules, yet there are many technical issues that need to be solved. In particular, it is necessary to introduce new materials and develop new technologies to break through barriers to further integration, such as transistor gate leakage and inconsistent electrical characteristic problems, which are often found in existing technologies. Introducing new materials is technically difficult; however, the technology challenges in achieving acceptable transistor performance at the 32-nm node are more formidable than they were at previous-generation process nodes.

To meet these challenges, the new 32-nm SoC process employs a newly developed transistor technology with a metal/high-k1 gate stack structure and interconnect technology, using a new ultra-low-k2 material. To achieve a device using complementary metal-insulator semiconductor (CMIS)3 technology, a type of complementary Metal Oxide Semiconductor (CMOS), at a 32-nm node, an ultrathin film cap layer4 is applied at the atomic level to transistors with a metal/high-k gate stack structure under optimized conditions. This allows development of a conventional transistor configuration, employing an oxidized silicon film as the gate insulation layer. The introduction of the cap layer has been shown to improve transistor reliability in practical use and suppress distribution of electrical characteristics between transistors, thereby enabling the operation of large-scale circuits.

Panasonic and Reneasas have already jointly developed a 45-nm SoC process in 2007. The latest development on the new 32-nm fabrication process will be applied to SoCs for advanced mobile and digital home appliance products.


Previous
Next
LG Launches LG-KC780 Slim 8 Megapixel Portrait Phone        All News        AACS Specifications for China Blue High Definition Disc Available
Samsung Launches High-capacity Compact External Hard Drives     PC Parts News      Intel Could Probe AMD's Spin Off Plans

Get RSS feed Easy Print E-Mail this Message

Related News
Panasonic to Share Intellectual Property to Boost Internet of Things
Panasonic Unveiled Data Storage Backup Unit at OCP 2015
MWC: Panasonic Nubo Monitoring Camera Has 4G Connectivity
Panasonic Showcases VR Headset, Produces World's Largest Aspheric Lens
Panasonic Reports Third Quarter Dip
Panasonic LUMIX GF7 Camera Marries Selfie Functions with Classic Style
Panasonic Showcases 8K Display For B2B
Panasonic Showcases Next Generation Blu-ray Disc Player at CES 2015
Panasonic at CES 2015
Renesas Develops 16nm FinFET SRAM
Panasonic Expands Toughbook H2 Battery Recall in The United States
Panasonic Raises Profit Outlook

Most Popular News
 
Home | News | All News | Reviews | Articles | Guides | Download | Expert Area | Forum | Site Info
Site best viewed at 1024x768+ - CDRINFO.COM 1998-2015 - All rights reserved -
Privacy policy - Contact Us .