Friday, March 06, 2015
Search
  
Submit your own News for
inclusion in our Site.
Click here...
Breaking News
Google Introduces Insurance Shopping Site
U.S. Trade Office Releases Latest Notorious Markets List
MPEG LA Introduces License for DisplayPort
Toshiba Starts Shipping 20-Megapixel CMOS Image Sensor For Mobile Devices
Larger iPad Production Pushed Back For September
Intel Outlines 2015 Gaming News at GDC
HBO, Apple To Launch Video Streaming Service: report
Xbox One wireless controller Adapter Coming To Windows PCs
Active Discussions
Hello
Newbie
Need serious help!!!!
burning
nvidia 6200 review
Burning Multimedia in track 0
I'm lazy. Please help.
sanyo e6 camera
 Home > News > Consumer Electronics > Toshiba...
Last 7 Days News : SU MO TU WE TH FR SA All News

Wednesday, December 12, 2007
Toshiba Develops Basic Technology for Production of 100 Gbit Flash Memory


Toshiba today announced that it has developed a new double tunneling layer technology applicable to future 10nm generation flash memories.

This elemental technology opens the way for memory devices with densities of over 100 gigabits in the 10nm generation, which lies four generations ahead. The technology was today announced at the IEDM (International Electron Devices Meeting) held at Washington D.C., U.S.A.

Toshiba developed a tunnel layer, which controls in and out of electron, in the SONOS (Silicon Oxide Nitride Oxide Semiconductor) type device structure, a memory structure that holds electrons in the nitride layer in the gate insulator. The new structure sandwiches a 1.2 nm silicon nanocrystals layer between the 1nm thickness oxide films, achieving long-time data retention and high speed writing and data deletion at the same time, using the natural characteristic that resistance changes with changes in gate voltage. As the new tunnel layers are thinner than early version SONOS element tunnel layers, it is easier to migrate to advanced devices with finer lithography.

Toshiba also increased the saved electrons amount by changing the nitride film from Si3N4 to Si9N10, a material that contains more silicon, and optimized such aspects of the element structure as channel impurity concentration. The prototype has realized and maintained equivalent to over 10 years performance.

Toshiba is investigating various technologies for future advanced memories, including 3D structures, and believes that realizing operation in the 10nm generation with its new double tunneling layer technology is a step forward to future practical devices.


Previous
Next
Universal to Provide TV Content for SanDisk's Web-Based Service Fanfare        All News        Fujitsu Develops Multi-Layer Interconnect Technology for 32nm Logic LSI Devices
Sharp Files New LCD Patent Infringement Lawsuit Against Samsung     Consumer Electronics News      Fujitsu Develops Multi-Layer Interconnect Technology for 32nm Logic LSI Devices

Get RSS feed Easy Print E-Mail this Message

Related News
Toshiba Starts Shipping 20-Megapixel CMOS Image Sensor For Mobile Devices
New Toshiba Smartwatch Reference Model features Bluetooth connectivity and Qi Wireless Charging
Toshiba Develops STT-MRAM Circuit For High-performance Processors
Toshiba Develops Multicore SoC For Image-Recognition Applications
Toshiba Launches 8 Megapixel CMOS Image Sensor for Smartphones and Tablets
Toshiba Introduces New APs For For IoT Solutions
Toshiba Achieves 1Tbit per Square Inch Areal Density in a 2.5-Inch Hard Disk Drive
Toshiba, SK Hynix, To Accelerate Development of Nano Imprint Lithography
Toshiba Announces Encrypted USB Flash Drive
Compal To Take Over Toshiba's TV Business
Toshiba Reorganization to Strengthen IoT-Related Business
Toshiba Develops Cloud System for Instantaneous Remote Control of One Million Devices

Most Popular News
 
Home | News | All News | Reviews | Articles | Guides | Download | Expert Area | Forum | Site Info
Site best viewed at 1024x768+ - CDRINFO.COM 1998-2015 - All rights reserved -
Privacy policy - Contact Us .