Tuesday, March 28, 2017
Search
  
Submit your own News for
inclusion in our Site.
Click here...
Breaking News
LG Suses BLU Products Over LTE Patents
Intel Optane Memory Launches Next Month To Boost Your PC
Facebook's Messenger App Will Expose Your Location For An Hour
Samsung To Sell Refurbished Galaxy Note 7s
Transcend Announces Its First PCIe NVMe M.2 Solid State Drive
HTC Says New Companies Join The Vive X Accelerator Program
New HyperX Expands FURY DDR4 Memory Lineup Supports Plug and Play Automatic Overclocking up to 2666MHz
TSMC To Start Producing A11 InFo Chips For New iPhone In April
Active Discussions
Which of these DVD media are the best, most durable?
How to back up a PS2 DL game
Copy a protected DVD?
roxio issues with xp pro
Help make DVDInfoPro better with dvdinfomantis!!!
menu making
Optiarc AD-7260S review
cdrw trouble
 Home > News > Consumer Electronics > Toshiba...
Last 7 Days News : SU MO TU WE TH FR SA All News

Wednesday, December 12, 2007
Toshiba Develops Basic Technology for Production of 100 Gbit Flash Memory


Toshiba today announced that it has developed a new double tunneling layer technology applicable to future 10nm generation flash memories.

This elemental technology opens the way for memory devices with densities of over 100 gigabits in the 10nm generation, which lies four generations ahead. The technology was today announced at the IEDM (International Electron Devices Meeting) held at Washington D.C., U.S.A.

Toshiba developed a tunnel layer, which controls in and out of electron, in the SONOS (Silicon Oxide Nitride Oxide Semiconductor) type device structure, a memory structure that holds electrons in the nitride layer in the gate insulator. The new structure sandwiches a 1.2 nm silicon nanocrystals layer between the 1nm thickness oxide films, achieving long-time data retention and high speed writing and data deletion at the same time, using the natural characteristic that resistance changes with changes in gate voltage. As the new tunnel layers are thinner than early version SONOS element tunnel layers, it is easier to migrate to advanced devices with finer lithography.

Toshiba also increased the saved electrons amount by changing the nitride film from Si3N4 to Si9N10, a material that contains more silicon, and optimized such aspects of the element structure as channel impurity concentration. The prototype has realized and maintained equivalent to over 10 years performance.

Toshiba is investigating various technologies for future advanced memories, including 3D structures, and believes that realizing operation in the 10nm generation with its new double tunneling layer technology is a step forward to future practical devices.


Previous
Next
Universal to Provide TV Content for SanDisk's Web-Based Service Fanfare        All News        Fujitsu Develops Multi-Layer Interconnect Technology for 32nm Logic LSI Devices
Sharp Files New LCD Patent Infringement Lawsuit Against Samsung     Consumer Electronics News      Fujitsu Develops Multi-Layer Interconnect Technology for 32nm Logic LSI Devices

Get RSS feed Easy Print E-Mail this Message

Related News
Toshiba Delays Earnings Report, Announces Recovery Plan
Toshiba Informs SK hynix of New Plan to Sell Memory Business
Foxconn Is Bidding for Toshiba Chip Business
Toshiba Starts Sampling 64-Layer, 512-gigabit 3D Flash Memory
Toshiba Books $6.3 Billion Writedown, Chairman Resigns
Toshiba Starts Construction of Fab 6 at Yokkaichi, Japan
Toshiba Announces First MN Series HDDs
SK hynix Bids for Stake in Toshiba's Memory Chip Business
Toshiba Faces New Lawsuits Over 2015 Accounting Scandal
Toshiba to Sell Part Of Its of Chip Unit
Toshiba May Spin Off Its Semiconductor Business
CES 2017: Toshiba Debuts Portege X20W 2-in-1 Convertible

Most Popular News
 
Home | News | All News | Reviews | Articles | Guides | Download | Expert Area | Forum | Site Info
Site best viewed at 1024x768+ - CDRINFO.COM 1998-2017 - All rights reserved -
Privacy policy - Contact Us .