Monday, July 06, 2015
Search
  
Submit your own News for
inclusion in our Site.
Click here...
Breaking News
LG Display Launches Slimmer LCD Panels with Advanced In-Cell Touch Technology for Notebook PCs
Minecraft Windows 10 Edition Beta Revealed
U.S. Is Running out Of IP Addresses
Uber Suspends UberPOP in France
Casio To Enter The Smartwatch Market
GELID Has A new Low-profile CPU Cooler for Intel LGA115x
Sharp Plans to Release Transparent LCDs
ARCHOS Unveils the ARCHOS 50d Helium
Active Discussions
How to back up a PS2 DL game
Copy a protected DVD?
roxio issues with xp pro
How to burn a backup copy of The Frozen Throne
Help make DVDInfoPro better with dvdinfomantis!!!
Copied dvd's say blank in computer only
menu making
Optiarc AD-7260S review
 Home > News > PC Parts > Rambus ...
Last 7 Days News : SU MO TU WE TH FR SA All News

Wednesday, November 28, 2007
Rambus Paves the Way For Terabyte Bandwidth Memories


Rambus today unveiled technologies that could enable the development of new memory that will facilitate data rates of a terabyte per second.

Today's multi-core processor-based systems require greatly increased memory performance over systems built around single-core processors. Delays between microprocessors and external DRAMs have long been a bottleneck in system performance. As an example, graphics processors currently require as much as 128GBytes/s of memory bandwidth and are targeting 500 GBytes/s in the near future. The current generation of gaming systems uses 25-50 GBytes/s of memory bandwidth. Over the next 4-5 years, graphics and game consoles will push memory bandwidth needs towards 1 TByte/s. With the technology developed through the "Terabyte Bandwidth Initiative," Rambus said that it would dramatically increase the data rate of memory.

"Continuing the Rambus tradition of innovation, our engineers and scientists have pioneered new technologies that will enable terabyte per second memory architectures for gaming, computing and consumer electronic systems of the next decade," said Kevin Donnelly, senior vice president of engineering at Rambus Inc.

Rambus? Terabyte Bandwidth Initiative includes new innovations for a new generation of memory systems, such as:

- 32X data rate ? 32 data bits per input clock cycle;
- Fully Differential Memory Architecture (FDMA) ? The industry?s first differential signaling for both data and command/address (C/A);
- FlexLink C/A ? The industry?s first full-speed, point-to-point C/A link.

Rambus' 32X Data Rate technology transmits 32 bits of data per clock cycle on each I/O. Conventional double data rate memory systems transfer two bits of data, per I/O, every clock cycle. While double data rate memory architectures can achieve an one gigabit per second transfer rate with a 500 MHz clock, 32X Data Rate enables a 16Gbps signaling rate using the same 500 MHz clock.

In fully differential memory architecture (FDMA), both the data path and command/address channel employ differential signaling for robust communications between the memory controller and the DRAM. Rambus pioneered high speed differential memory signaling by transitioning the data signals from a single ended architecture to a differential scheme and used the signalling technique in its XDR DRAM design. Differential signaling inherently reduces interference noise, such as simultaneous switching output (SSO), crosstalk, and electromagnetic interference (EMI). Rambus has expanded the use of differential signaling in the Terabyte Bandwidth Initiative to include not only the data signals, but also the command/address signals.

The third featured innovation of the Terabyte Bandwidth Initiative is FlexLink C/A. FlexLink C/A implements the industry's first full-speed, scalable, point-to-point command/address link. Operating at 16Gbps, FlexLink C/A reduces the required number of signal pins on both the DRAM and the memory controller. In contrast with a 1Gbit DDR2 device which requires 28 wires to connect the command/address link between the memory controller and the DRAM, FlexLink C/A implements a full 16Gbps command/address link with only two connections. This serial link also provides fine access and scalable capacity through a single command/address link per DRAM. FlexLink C/A's serial connectivity also delivers reduced area, power and pin count and lowers overall system costs.

At the Tokyo demonstration held today, Rambus showcased a 65nm controller linked to two 65nm RAM devices with aggregate throughput of up to 32 Gbytes/s to each memory chip.


Previous
Next
Facelift for Lite-On EZ-DUB        All News        DaTARIUS Opens First European HD DVD Class-A Verification Laboratory
Asus Optimistic About Eee PC Sales     PC Parts News      Fujitsu to Release 2.5" HDD with 320 GB Capacity

Get RSS feed Easy Print E-Mail this Message

Related News
Rambus and SK Hynix Extend Their License Agreement
Crucial Debuts New DDR4 Memory, SSD Software At Computex
Corsair Releases 128GB DDR4 Unbuffered Memory Kits
G.SKILL Ripjaws 4 Series DDR4 Runs At 3666MHz
HyperX 128GB DDR4 Memory Kit Reaches The 3GHz Speed
GeIL's Latest DDR4 SUPER LUCE Memory 'Breathes'
New DDR4 128GB Memory Kit Is Clocked At 2800MHz
Corsair Releases Dominator Platinum DDR4 3400MHz Memory
Kingston DDR4 SO-DIMMsValidated For Intel Xeon Processor D-1500 Product Family
HyperX Releases FURY And High-capacity Predator DDR4 Kits
Rambus Develops R+ DDR4/3 PHY on Samsung 28nm LPP Process
LG G Flex2 Smartphone Uses SK hynix LPDDR4 Memory

Most Popular News
 
Home | News | All News | Reviews | Articles | Guides | Download | Expert Area | Forum | Site Info
Site best viewed at 1024x768+ - CDRINFO.COM 1998-2015 - All rights reserved -
Privacy policy - Contact Us .