Tuesday, October 17, 2017
Search
  
Submit your own News for
inclusion in our Site.
Click here...
Breaking News
New Fall Update for Xbox One starting to roll out today
Windows OS is Protected Against KRACK Wi-Fi Attacks
First iPhone X Devices Have Left Foxconn's Factory
Noctua Introduces Chromax Line Fans, Cables and Heatsink Covers
HUAWEI Mate 10 and HUAWEI Mate 10 Pro Feature LTE Cat 18 , First Kirin AI Processor
Adobe Patches Patches Critical Security Hole in Flash software
Samsung Introduces Cellular IoT Mobile Device to Track Your Pets, Children, or Personal Items
SoftBank Agrees on T-Mobile - Sprint Merger: report
Active Discussions
Which of these DVD media are the best, most durable?
How to back up a PS2 DL game
Copy a protected DVD?
roxio issues with xp pro
Help make DVDInfoPro better with dvdinfomantis!!!
menu making
Optiarc AD-7260S review
cdrw trouble
 Home > News > Consumer Electronics > Toshiba...
Last 7 Days News : SU MO TU WE TH FR SA All News

Tuesday, June 12, 2007
Toshiba Develops New NAND Flash Technology


Toshiba today announced a new three dimensional memory cell array structure that enhances cell density and data capacity without relying on advances in process technology, and with minimal increase in the chip die size.

Toshiba announced its new development at the VLSI symposium on June 12.

In the new structure, pillars of stacked memory elements pass vertically through multi-stacked layers of electrode material and utilize shared peripheral circuits. The new design is a potential candidate technology for meeting future demand for higher density NAND flash memory.

Typically, advances in memory density reflect advances in process technology. Toshiba's new approach is based on innovations in the stacking process. Existing memory stacking technologies simply stack two-dimensional memory array on top of another, repeating the same set of processes. While this achieves increased memory cell density, it makes the manufacturing process longer and more complex. The new array does increase memory cell density, is easier to fabricate, and does not produce much increase in chip area, as peripheral circuits are shared by several silicon pillars.



Toshiba said that it would further develop this technology to the level where it wouold be secure and reliabile.


Previous
Next
Nokia's Wireless Technology to Be New Bluetooth Standard        All News        Intel Core 2 Extreme Overclocked at 5 GHz
Epson and Philips Release Reference Design for SVGA Projectors     Consumer Electronics News      Mitsubishi Announces, 640 nm 150 mW CW Laser Diode

Get RSS feed Easy Print E-Mail this Message

Related News
New Toshiba TR200 3D NAND SSDs Offer an Affordable Alternative to Hard Disks
Toshiba to Further Invest in Production Equipment for Fab 6 at Yokkaichi Operations
QLC NAND Flash to Succeed TLC NAND Next Year
Western Digital Provides Its Aspect on Latest Developments Related to the Sandisk JV with Toshiba
Toshiba Signs Deal to Sell Chip Unit to Bain-led Group
SK Hynix to Invest 395 billion yen in Toshiba chip unit
Western Digital Tries to Block Toshiba's $18 Billion Memory Chip Unit Sale
Toshiba MG06 Series Includes 10TB Enterprise Capacity SATA HDD
Toshiba Formalizes Chips Sale to Bain Consortium, WD Steps up Legal Action
Toshiba Has Chosen Japan-U.S.-South Korea Group For its Chip Unit
Intel Showcases 10 nm Updates, a new aspect for Moore's Law, FPGA Progress and 64-Layer 3D NAND for Data Center
Apple Could be Behind Toshiba's MoU With Bain Capital's Consortium

Most Popular News
 
Home | News | All News | Reviews | Articles | Guides | Download | Expert Area | Forum | Site Info
Site best viewed at 1024x768+ - CDRINFO.COM 1998-2017 - All rights reserved -
Privacy policy - Contact Us .