Sunday, October 26, 2014
Search
  
Submit your own News for
inclusion in our Site.
Click here...
Breaking News
Panasonic to Offload Sanyo's North America TV Business
Google's Pichai to Become Head of Product at Google: report
Internet Explorer 11 Toolkit Allows Enterprise Admins "Spy" On Their Employees
FCC Says Airwave Auction To Delay Until 2016
HP Broadens Moonshot Portfolio With Intel-powered Models
Microsoft To Keep Nokia Brand For Low-end Smartphones
LG Introduces Its First Octa-Core Application Processor
Cloud and Surface 3 Drive Microsoft's Revenue
Active Discussions
Copied dvd's say blank in computer only
How to generate lots of different CDs quickly
Yamaha CRW-F1UX
help questions structure DVDR
Made video, won't play back easily
Questions durability monitor LCD
Questions fungus CD/DVD Media, Some expert engineer in optical media can help me?
CD, DVD and Blu-ray burning for Android in development
 Home > News > Consumer Electronics > Toshiba...
Last 7 Days News : SU MO TU WE TH FR SA All News

Tuesday, June 12, 2007
Toshiba Develops New NAND Flash Technology


Toshiba today announced a new three dimensional memory cell array structure that enhances cell density and data capacity without relying on advances in process technology, and with minimal increase in the chip die size.

Toshiba announced its new development at the VLSI symposium on June 12.

In the new structure, pillars of stacked memory elements pass vertically through multi-stacked layers of electrode material and utilize shared peripheral circuits. The new design is a potential candidate technology for meeting future demand for higher density NAND flash memory.

Typically, advances in memory density reflect advances in process technology. Toshiba's new approach is based on innovations in the stacking process. Existing memory stacking technologies simply stack two-dimensional memory array on top of another, repeating the same set of processes. While this achieves increased memory cell density, it makes the manufacturing process longer and more complex. The new array does increase memory cell density, is easier to fabricate, and does not produce much increase in chip area, as peripheral circuits are shared by several silicon pillars.



Toshiba said that it would further develop this technology to the level where it wouold be secure and reliabile.


Previous
Next
Nokia's Wireless Technology to Be New Bluetooth Standard        All News        Intel Core 2 Extreme Overclocked at 5 GHz
Epson and Philips Release Reference Design for SVGA Projectors     Consumer Electronics News      Mitsubishi Announces, 640 nm 150 mW CW Laser Diode

Get RSS feed Easy Print E-Mail this Message

Related News
Toshiba Debuts New 2-in-1 Convertible PC with a 360-Degree Design
Samsung Starts Mass Production of First 3-bit 3D V-NAND
Toshiba Develops Lifelike Communication Android, Smart Glasses
New Toshiba Tecra C50 Laptop Delivers Security at Affordable Price
Toshiba to Develop New Transistor Series Using Latest Process Technology
Toshiba to Restructure Its PC Business
Toshiba 2014 4K UHD Models Now Available
Toshiba and SanDisk Celebrate the Opening of the Second Phase of Fab 5 and Start Construction of New Fab 2 Semiconductor Fabrication Facility
Toshiba Achieves world's Highest Rate of Quantum Encryption Key Data Distribution
Logitech Unveils Keyboard Designed For Your Computer, Smartphone and Tablet
Toshiba at IFA 2014
NAND Flash Market to Grow in 2015

Most Popular News
 
Home | News | All News | Reviews | Articles | Guides | Download | Expert Area | Forum | Site Info
Site best viewed at 1024x768+ - CDRINFO.COM 1998-2014 - All rights reserved -
Privacy policy - Contact Us .