Tuesday, September 26, 2017
Search
  
Submit your own News for
inclusion in our Site.
Click here...
Breaking News
LG Joins the Xfinity TV Partner Program
Deloitte Email Platform and Client Data Hacked
macOS High Sierra Now Available for Download
Intel's New Loihi Self-Learning Chip Promises to Accelerate Artificial Intelligence
Microsoft Announces First Windows S Devices, Brings cloud, AI and Mixed Reality to Businesses
Fitbit's Ionic Smartwatch Goes on Sale on October 1st
Levi's Commuter Trucker Jacket Goes on Sale
Samsung Foundry Tapes Out eMRAM Test Chip Based on 28nm FD-SOI Process
Active Discussions
Which of these DVD media are the best, most durable?
How to back up a PS2 DL game
Copy a protected DVD?
roxio issues with xp pro
Help make DVDInfoPro better with dvdinfomantis!!!
menu making
Optiarc AD-7260S review
cdrw trouble
 Home > News > PC Parts > Toshiba...
Last 7 Days News : SU MO TU WE TH FR SA All News

Wednesday, August 30, 2006
Toshiba Adopts Cadence Solution for 65nm Design


Cadence Design Systems announced that Toshiba has adopted Cadence QRC Extraction for its most advanced 65nm design flows.

Cadence QRC Extraction provides silicon-accurate parasitic extraction for next-generation process nodes, including sensitivity-based and chemical-mechanical polishing model-based extraction.

"To address our design and methodology requirements at 65nm and beyond, we require a solution that can deliver exceptional accuracy and includes advanced statistical and silicon variation modeling," said Takashi Yoshimori, technology executive, SoC-Design of Toshiba's semiconductor company. "After an extensive evaluation process, we found that Cadence QRC Extraction meets our requirements for 65nm accuracy today, and we have confidence that it will continue to meet our requirements for 65- and 45nm, giving us the ability to move into lower and lower geometries."

Cadence QRC Extraction provides manufacturing-aware silicon accuracy over other extraction technologies for cell-based digital designs. It dramatically reduces processing time with its near-linear performance scalability across multiple network CPUs and compute farms, said Cadence. It also delivers robust multi-corner support and native incremental signoff extraction to the Cadence Encounter digital IC platform.


Previous
Next
Verbatim Launches Flash Drives with Mandatory Security Features        All News        Google CEO Joins Apple's Board
Verbatim Launches Flash Drives with Mandatory Security Features     PC Parts News      Intel Sees Quad-Cores in Q4

Source Link Get RSS feed Easy Print E-Mail this Message

Related News
Toshiba Formalizes Chips Sale to Bain Consortium, WD Steps up Legal Action
Toshiba Has Chosen Japan-U.S.-South Korea Group For its Chip Unit
Apple Could be Behind Toshiba's MoU With Bain Capital's Consortium
Toshiba Signs Memorandum to Accelerate Memory Chip Sale Talks With Bain-Sk Hynix Group
Toshiba in Ongoing Discussions for Chip Business Sale
Toshiba MQ04 Hard Disk Drive Packs 1TB of Storage in a 7mm Design
Bain, SK Hynix Up Bid for Toshiba Chip Unit: sources
Foxconn, Apple, and SoftBank Pursue Acquisition of Toshiba Memory Unit
Western Digital Could Quit Bid for Toshiba Chip Unit, for Better JV Terms
Toshiba Reaches Agreement With Western Digital Group: report
Toshiba Puts Weight in Talks With Western Digital on Chips Business Sale
Toshiba Launches 8TB X300 Desktop HDD, Western Digital Introduces New 20TB My Book Duo System

Most Popular News
 
Home | News | All News | Reviews | Articles | Guides | Download | Expert Area | Forum | Site Info
Site best viewed at 1024x768+ - CDRINFO.COM 1998-2017 - All rights reserved -
Privacy policy - Contact Us .