Sunday, May 20, 2018
Search
  
Submit your own News for
inclusion in our Site.
Click here...
Breaking News
Acer Predator X27 Monitor Supports 4K, HDR, and G-Sync, But Costs $2,000
FCC Investigating Recent Report Website Flaw Exposed Mobile Phone Locations
Hisense Announces "Affordable" 80-inch Laser TV
Roaming Mantis Malware Infects Smartphones Through Wi-fi Routers
'Call Of Duty: Black Ops 4' Will Not Have a Single Player Campaign
Enmotus FuzeDrive Performance Benchmarks
Intel and Mobileye Begin Testing Their Autonomous Fleet in Jerusalem
Zotac Debuts the ZBOX CI329 nano Mini PC
Active Discussions
Which of these DVD media are the best, most durable?
How to back up a PS2 DL game
Copy a protected DVD?
roxio issues with xp pro
Help make DVDInfoPro better with dvdinfomantis!!!
menu making
Optiarc AD-7260S review
cdrw trouble
 Home > News > PC Parts > Toshiba...
Last 7 Days News : SU MO TU WE TH FR SA All News

Wednesday, August 30, 2006
Toshiba Adopts Cadence Solution for 65nm Design


Cadence Design Systems announced that Toshiba has adopted Cadence QRC Extraction for its most advanced 65nm design flows.

Cadence QRC Extraction provides silicon-accurate parasitic extraction for next-generation process nodes, including sensitivity-based and chemical-mechanical polishing model-based extraction.

"To address our design and methodology requirements at 65nm and beyond, we require a solution that can deliver exceptional accuracy and includes advanced statistical and silicon variation modeling," said Takashi Yoshimori, technology executive, SoC-Design of Toshiba's semiconductor company. "After an extensive evaluation process, we found that Cadence QRC Extraction meets our requirements for 65nm accuracy today, and we have confidence that it will continue to meet our requirements for 65- and 45nm, giving us the ability to move into lower and lower geometries."

Cadence QRC Extraction provides manufacturing-aware silicon accuracy over other extraction technologies for cell-based digital designs. It dramatically reduces processing time with its near-linear performance scalability across multiple network CPUs and compute farms, said Cadence. It also delivers robust multi-corner support and native incremental signoff extraction to the Cadence Encounter digital IC platform.


Previous
Next
Verbatim Launches Flash Drives with Mandatory Security Features        All News        Google CEO Joins Apple's Board
Verbatim Launches Flash Drives with Mandatory Security Features     PC Parts News      Intel Sees Quad-Cores in Q4

Source Link Get RSS feed Easy Print E-Mail this Message

Related News
Toshiba Confirms Approval of $18 billion Chip Unit Sale by China
China Finally Approves Toshiba's Plan to Sell Its Memory Chip Unit: report
Cadence and Micron Prototype First DDR5 Memory
Toshiba Weighs Memory Chip Unit Options
Toshiba Releases New Surveillance, Video Streaming Laptop and Desktop Hard Drives
China Opposes SK hynix-Toshiba Deal
Toshiba Delays Memory Chip Unit Sale
Toshiba Memory to Make New Investment in Production Equipment for Fab 6 at Yokkaichi Operation
Toshiba Launches KumoScale NVM Express over Fabrics Storage Software for Cloud Infrastructures
Toshiba Adds 64-layer BiCS CD5, XD5 and HK6-DC Models to Data Center SSD Lineup
Western Digital to Inject $4.6bn in Toshiba Memory
Imec and Cadence Tape Out First 3nm Chip

Most Popular News
 
Home | News | All News | Reviews | Articles | Guides | Download | Expert Area | Forum | Site Info
Site best viewed at 1024x768+ - CDRINFO.COM 1998-2018 - All rights reserved -
Privacy policy - Contact Us .