Wednesday, August 20, 2014
Search
  
Submit your own News for
inclusion in our Site.
Click here...
Breaking News
Ballmer Steps Down From Microsoft Board
Samsung To Unveil New Smart TV Content at IFA 2014
LG's Flowing Sound Audio Wireless Solution Coming At IFA
ASUS To Unveil Smartwatch At IFA
WD Releases Anniversary Edition My Passport Drives
JPR Reports AMD, Intel Jump in GPU Shipments, Nvidia Slips
HTC One M8 for Windows Unveiled
SanDisk Releases The TLC-based Ultra II SSD
Active Discussions
help questions structure DVDR
Made video, won't play back easily
Questions durability monitor LCD
Questions fungus CD/DVD Media, Some expert engineer in optical media can help me?
CD, DVD and Blu-ray burning for Android in development
IBM supercharges Power servers with graphics chips
Werner Vogels: four cloud computing trends for 2014
Video editing software.
 Home > News > PC Parts > Toshiba...
Last 7 Days News : SU MO TU WE TH FR SA All News

Wednesday, August 30, 2006
Toshiba Adopts Cadence Solution for 65nm Design


Cadence Design Systems announced that Toshiba has adopted Cadence QRC Extraction for its most advanced 65nm design flows.

Cadence QRC Extraction provides silicon-accurate parasitic extraction for next-generation process nodes, including sensitivity-based and chemical-mechanical polishing model-based extraction.

"To address our design and methodology requirements at 65nm and beyond, we require a solution that can deliver exceptional accuracy and includes advanced statistical and silicon variation modeling," said Takashi Yoshimori, technology executive, SoC-Design of Toshiba's semiconductor company. "After an extensive evaluation process, we found that Cadence QRC Extraction meets our requirements for 65nm accuracy today, and we have confidence that it will continue to meet our requirements for 65- and 45nm, giving us the ability to move into lower and lower geometries."

Cadence QRC Extraction provides manufacturing-aware silicon accuracy over other extraction technologies for cell-based digital designs. It dramatically reduces processing time with its near-linear performance scalability across multiple network CPUs and compute farms, said Cadence. It also delivers robust multi-corner support and native incremental signoff extraction to the Cadence Encounter digital IC platform.


Previous
Next
Verbatim Launches Flash Drives with Mandatory Security Features        All News        Google CEO Joins Apple's Board
Verbatim Launches Flash Drives with Mandatory Security Features     PC Parts News      Intel Sees Quad-Cores in Q4

Source Link Get RSS feed Easy Print E-Mail this Message

Related News
Toshiba Responds To Samsung, Introduces 3-Bit SSD
Toshiba's New Wearable Wristband Fitness Tracker Runs Two Weeks without Recharging
Toshiba Launches 8 Megapixel CMOS Image Sensor for Smartphones
Toshiba Launches 5TB Surveillance HDD
Toshiba to Release Wearable Biological Sensor
Toshiba Introduces Storage Place Solution
Toshiba Brings Suit Against Powerchip for NAND Flash Memory Patent Infringement
Toshiba Debuts the Satellite Radius Multimode Laptop, New Detachable Notebooks And Windows 8.1 Tablets
Toshiba Announces 5TB, 7,200 RPM Enterprise HDD
SanDisk and Toshiba License Memory Technology IP
Toshiba to Start Vegetable (!) Production at New Factory
Toshiba, SanDisk To Challenge Samsung With Mass Production Of '3D' Memory

Most Popular News
 
Home | News | All News | Reviews | Articles | Guides | Download | Expert Area | Forum | Site Info
Site best viewed at 1024x768+ - CDRINFO.COM 1998-2014 - All rights reserved -
Privacy policy - Contact Us .