Sunday, July 23, 2017
Search
  
Submit your own News for
inclusion in our Site.
Click here...
Breaking News
Lyft Forms Autonomous Vehicle Unit
More Than Half German Companies Hit by Sabotage, Spying, BSI says
Intel, Microsoft and Amazon Side with Apple in Qualcomm's iPhone Ban Dispute
Samsung Galaxy Note 8 to debut on Aug. 23
Apple Turns to LG Chem for iPhone 9 Batteries
Microsoft Reports Strong Profit on Cloud Demand
Intel Introduces Movidius Neural Compute Stick
TSMC InFO packaging Enters Second Generation
Active Discussions
Which of these DVD media are the best, most durable?
How to back up a PS2 DL game
Copy a protected DVD?
roxio issues with xp pro
Help make DVDInfoPro better with dvdinfomantis!!!
menu making
Optiarc AD-7260S review
cdrw trouble
 Home > News > PC Parts > Toshiba...
Last 7 Days News : SU MO TU WE TH FR SA All News

Wednesday, August 30, 2006
Toshiba Adopts Cadence Solution for 65nm Design


Cadence Design Systems announced that Toshiba has adopted Cadence QRC Extraction for its most advanced 65nm design flows.

Cadence QRC Extraction provides silicon-accurate parasitic extraction for next-generation process nodes, including sensitivity-based and chemical-mechanical polishing model-based extraction.

"To address our design and methodology requirements at 65nm and beyond, we require a solution that can deliver exceptional accuracy and includes advanced statistical and silicon variation modeling," said Takashi Yoshimori, technology executive, SoC-Design of Toshiba's semiconductor company. "After an extensive evaluation process, we found that Cadence QRC Extraction meets our requirements for 65nm accuracy today, and we have confidence that it will continue to meet our requirements for 65- and 45nm, giving us the ability to move into lower and lower geometries."

Cadence QRC Extraction provides manufacturing-aware silicon accuracy over other extraction technologies for cell-based digital designs. It dramatically reduces processing time with its near-linear performance scalability across multiple network CPUs and compute farms, said Cadence. It also delivers robust multi-corner support and native incremental signoff extraction to the Cadence Encounter digital IC platform.


Previous
Next
Verbatim Launches Flash Drives with Mandatory Security Features        All News        Google CEO Joins Apple's Board
Verbatim Launches Flash Drives with Mandatory Security Features     PC Parts News      Intel Sees Quad-Cores in Q4

Source Link Get RSS feed Easy Print E-Mail this Message

Related News
Toshiba Resumed Blocking Western Digital Access to JV Database
Court Says Western Digital Should Have Access Toshiba's Technical Databases
Toshiba in Talks with Western Digital, Foxconn Over Memory Unit Sale
Western Digital Responds to Toshiba's Actions
Toshiba Delays Chip Unit Deal, Sues Western Digital
Western Digital Resubmits Bid for Toshiba Chip Unit
Toshiba Chip-Unit Final Agreement Said to be Delayed, WD Opposes Participation of SK Hynix
Toshiba Open to Further Talks With Western Digital About Chip Unit Sale
Japan-led Consortium Wins Toshiba Memory Bidding
Toshiba Applies Spintronics Technology to Strain-gauge Sensor Element to Boost Sensitivity
Western Digital's SanDisk Subsidiaries Seek Injunctive Relief Against Toshiba in the Superior Court of California
Toshiba Faces New Lawsuit Over Accounting Scandal

Most Popular News
 
Home | News | All News | Reviews | Articles | Guides | Download | Expert Area | Forum | Site Info
Site best viewed at 1024x768+ - CDRINFO.COM 1998-2017 - All rights reserved -
Privacy policy - Contact Us .