Saturday, January 21, 2017
Search
  
Submit your own News for
inclusion in our Site.
Click here...
Breaking News
Sharp Establishes New Research and Development Center for Home Appliances in China
Samsung Seeks Arbitration Over LCD Supply Halt
Canon May Invest In Toshiba's Chip Business
Samsung To Explain What Caused The Galaxy Note 7's ban In Press Event
Nintendo's 'Fire Emblem Heroes' Smartphone Game features in-app Purchases
Fujifilm X-T20 Features New 24MP Sensor and 4K Video Capture
Samsung Begins Rollout of Android 7.0 Nougat
European Commission Welcomes Steps Taken by Amazon, Audible and Apple to Improve Competition in Audiobook Distribution
Active Discussions
Which of these DVD media are the best, most durable?
How to back up a PS2 DL game
Copy a protected DVD?
roxio issues with xp pro
Help make DVDInfoPro better with dvdinfomantis!!!
menu making
Optiarc AD-7260S review
cdrw trouble
 Home > News > PC Parts > Toshiba...
Last 7 Days News : SU MO TU WE TH FR SA All News

Wednesday, August 30, 2006
Toshiba Adopts Cadence Solution for 65nm Design


Cadence Design Systems announced that Toshiba has adopted Cadence QRC Extraction for its most advanced 65nm design flows.

Cadence QRC Extraction provides silicon-accurate parasitic extraction for next-generation process nodes, including sensitivity-based and chemical-mechanical polishing model-based extraction.

"To address our design and methodology requirements at 65nm and beyond, we require a solution that can deliver exceptional accuracy and includes advanced statistical and silicon variation modeling," said Takashi Yoshimori, technology executive, SoC-Design of Toshiba's semiconductor company. "After an extensive evaluation process, we found that Cadence QRC Extraction meets our requirements for 65nm accuracy today, and we have confidence that it will continue to meet our requirements for 65- and 45nm, giving us the ability to move into lower and lower geometries."

Cadence QRC Extraction provides manufacturing-aware silicon accuracy over other extraction technologies for cell-based digital designs. It dramatically reduces processing time with its near-linear performance scalability across multiple network CPUs and compute farms, said Cadence. It also delivers robust multi-corner support and native incremental signoff extraction to the Cadence Encounter digital IC platform.


Previous
Next
Verbatim Launches Flash Drives with Mandatory Security Features        All News        Google CEO Joins Apple's Board
Verbatim Launches Flash Drives with Mandatory Security Features     PC Parts News      Intel Sees Quad-Cores in Q4

Source Link Get RSS feed Easy Print E-Mail this Message

Related News
Toshiba May Spin Off Its Semiconductor Business
CES 2017: Toshiba Debuts Portege X20W 2-in-1 Convertible
Toshiba Expands Line-up of Embedded NAND Flash Memory Products for Automotive Applications
Toshiba Expands 3D Flash Memory Production Capacity In New Fabrication Facility at Yokkaichi
Toshiba Advances Deep Learning with Extremely Low Power Neuromorphic Processor
Toshiba's Voice Recognition Technology Can Distinguish Multiple Individual Speakers Without Training
Investors Sue Toshiba Over Accounting Scandal
Toshiba Starts Testing System For Future Self-driving Cars
Toshiba, Tohoku Electric and Iwatani Start Study of World?s Largest Hydrogen Energy System
Toshiba Introduces the Value-oriented OCZ TL100 SATA SSD Series
Toshiba Expands 24nm SLC Flash Family with 16Gb Offering
Toshiba Introduces the OCZ VX500 SATA SSD Series

Most Popular News
 
Home | News | All News | Reviews | Articles | Guides | Download | Expert Area | Forum | Site Info
Site best viewed at 1024x768+ - CDRINFO.COM 1998-2017 - All rights reserved -
Privacy policy - Contact Us .