Wednesday, May 24, 2017
Search
  
Submit your own News for
inclusion in our Site.
Click here...
Breaking News
Samsung Gear 360 Availabile In-Stores For $230
Garmin VIRB 360 is a 5.7K waterproof 360-cam
Panasonic HIT Solar Module Achieved World's Highest Output Temperature Coefficient
Acer Curved 35-inch QHD Predator Z35P Monitor Now Available
SoftBank Reportedly Takes $4 Billion Stake in Nvidia
Silver Lake Invests $400 Million in Unity
LG Electronics to Finally Launch LG Pay in June
Moderate GPU Sales in the First Quarter
Active Discussions
Which of these DVD media are the best, most durable?
How to back up a PS2 DL game
Copy a protected DVD?
roxio issues with xp pro
Help make DVDInfoPro better with dvdinfomantis!!!
menu making
Optiarc AD-7260S review
cdrw trouble
 Home > News > PC Parts > NEC Dev...
Last 7 Days News : SU MO TU WE TH FR SA All News

Friday, July 14, 2006
NEC Develops MRAM Cell Technology


NEC has succeeded in developing new magnetoresistive random access memory (MRAM) cell technology suitable for high speed memory macro embedded in next generation system LSIs.

The newly developed cell technology includes three key elements; a 2T1MTJ (two transistors and one magnetoresistive tunneling junction) cell structure to accelerate write mode cycle time, a 5T2MTJ cell structure to accelerate read mode cycle time and a write-line-inserted MTJ to reduce write current. The new cell technology realizes added-value, non-volatile MRAM macros that can be substituted for SRAM (static random access memory) macros embedded in system LSIs.

Features of the newly developed elements:



- 200MHz random access write operation: Elimination of the upper limit of the writing current by a 2T1MTJ cell enables high speed write operation. In conventional MRAM memory cells, writing current must be within upper and lower limits (note 1). This complicates the write current source circuit and it thus cannot operate at over 100MHz.

- 500MHz random access read operation: Intra-cell-signal amplification in a 5T2MTJ cell enables high speed read operation. Cell current signal is amplified and transformed into voltage signal in each cell. In conventional MRAM memory cells, a small reading current difference signal through the bit line with large parasitic capacitance makes sense amplifier circuits complicated. These kinds of circuits cannot operate at over 200MHz. 3. Reduction of writing current down to 1/3: A write-line-inserted MTJ structure reduces writing current to 1/3 as compared with conventional MTJ structure writing currents. This small current reduces MRAM cell size.

Recently, the area ratio of memory macros embedded in system LSIs has increased. Such memory macros can be classified into two types; high speed RAM (Random Access Memory) used temporarily during data processing and NVM (Non Volatile Memory) used for data retention during power-off and/or stand-by state. To overcome this issue, MRAM technology, which is expected to possess "unified memory" (boasting the merits of both types of memory), has been developed. However, it is difficult for conventional MRAM technology to enable over 100MHz of random-access-operation frequency, although speed of this level is necessary for next generation system LSIs.

To realize "unified memory," NEC has been developing MRAM technology to accelerate both read and write operation speeds, and has succeeded in developing MRAM cell technology suitable for a high speed memory macro embedded in next generation system LSIs.

NEC's research is partially supported by the New Energy and Industrial Technology Development Organization's (NEDO) MRAM technology development project for realization of high-speed and non-volatile memory macro embedded in system LSIs.


Previous
Next
Sony-Samsung Unit to Make Most Advanced LCD Panels        All News        OCZ Announces the PC2-7200 Special Ops Edition
Chipmakers Sued Over Price-fix Charges     PC Parts News      OCZ Announces the PC2-7200 Special Ops Edition

Get RSS feed Easy Print E-Mail this Message

Related News
Samsung Develops Mobile Chip for IoT Applications, Eyes MRAM Embedded Memory
TAG Heuer Connected Modular 45 Smartwatch Costs $1,600, Has An Intel Mobile Chip Inside
Everspin To Unveils Low Latency nvNITRO PCIe NVMe Storage Accelerators Based on Spin Torque MRAM
Minecraft: Education Edition will launch November 1
The 27th Magnetic Recording Conference Outlines Future Of Hard disks
Everspin to Showcase The World's Fastest SSD
IBM And Samsung Researchers Demonstrate ST-MRAM Scalability at 11nm
NEC Uses Artificial Intelligence to Automatically Detect Unknown Cyber-attacks
Toshiba Develops High-Speed MTJ Element for Non-Volatile STT-MRAM For 2X nm Generation Transistors
Hyundai Motor and Cisco To Cooperate On Connected Cars
Everspin Releases Highest Density MRAM Products
Everspin Spin Torque MRAM Showcased As A Storage Class Memory at the OpenPOWER Summit

Most Popular News
 
Home | News | All News | Reviews | Articles | Guides | Download | Expert Area | Forum | Site Info
Site best viewed at 1024x768+ - CDRINFO.COM 1998-2017 - All rights reserved -
Privacy policy - Contact Us .