Thursday, March 30, 2017
Search
  
Submit your own News for
inclusion in our Site.
Click here...
Breaking News
JEDEC Develops Faster DDR5 And NVDIMM-P Memory Standards
Fair Play Pay Act Re-introduced
Optimizations Promise Up to 30 Percent Performance Uplift in Ashes of the Singularity DirectX 12 Benchmark With AMD Ryzen
SpaceX To Launch First Reused Rocket
A Look At Samsung S8's Biometric Technologies
Semiconductor Market Showed Recovery Signs In 2016
Toshiba Investors Approve Memory Chip Sale
Micron's 1xnm DRAM Process Has Low Yields, Says Report
Active Discussions
Which of these DVD media are the best, most durable?
How to back up a PS2 DL game
Copy a protected DVD?
roxio issues with xp pro
Help make DVDInfoPro better with dvdinfomantis!!!
menu making
Optiarc AD-7260S review
cdrw trouble
 Home > News > PC Parts > AMD And...
Last 7 Days News : SU MO TU WE TH FR SA All News

Wednesday, December 07, 2005
AMD And IBM Unveil 65nm Process Technologies


In papers presented at the International Electron Devices Meeting (IEDM) in Washington, D.C., IBM and AMD today detailed their progress in bringing advanced semiconductor process technologies and materials to the 65 nanometer technology generation.

The companies announced that they have successfully combined embedded Silicon Germanium (e-SiGe) with Dual Stress Liner (DSL) and Stress Memorization technology (SMT) on Silicon-On-Insulator (SOI) wafers, resulting in a 40 percent increase in transistor performance compared to similar chips produced without stress technology, while controlling power consumption and heat dissipation. The new process technologies reduce interconnect delay through the use of lower dielectric constant (lower-K) insulators, which can improve overall product performance and lower power consumption. In addition, the new technologies have shown ability to be manufactured at the 65nm generation and scaleable for use in future generations.

Additional details about third generation strain technology innovations from AMD and IBM will be disclosed at the 2005 IEEE International Electron Devices Meeting, December 5-7, 2005 in Washington, D.C. This technology was developed as part of the AMD and IBM joint development alliance at AMD?s fabrication facilities in Dresden, Germany, and at the IBM Semiconductor Research and Development Center in East Fishkill, N.Y.


Previous
Next
Thomson, Taiwan's BenQ Settle Dispute Over LCD Screens, TV Patents        All News        Mediatek Offers DivX Certified IC Solutions
New Chip Materials Extend Moore's Law     PC Parts News      Sony and Toshiba Develop Technologies for Enhanced 45nm Generation System LSI

Get RSS feed Easy Print E-Mail this Message

Related News
Optimizations Promise Up to 30 Percent Performance Uplift in Ashes of the Singularity DirectX 12 Benchmark With AMD Ryzen
Wanda and IBM To Bring IBM Cloud to China
AMD Ryzen 5 CPUs For Desktops Launching April 11 Worldwide
AMD Comments On Thread Scheduling, Temperature Reporting Issues On Ryzen CPUs
Researchers Store Data on A Single Atom
AMD Previews "Naples" Server Processor, Coming in Q2 2017
IBM Building First Universal Quantum Computers
AMD Ryzen 7 Desktop Processors Launch, Adding Pressure To Intel
GDC 2017: AMD Unveils Vega Retail Name, Partners With Bethesda And Talks About Asynchronous Reprojection
AMD Launches Ryzen PC Chips, With A Price And Performance That Could Threaten Intel
Nvidia, and AMD Increase GPU Attach Rates While Total GPU Shipments Remain Flat
ISSCC: Intel Presents 2.5D FPGA, AMD Details Upcoming Zen x86 Core

Most Popular News
 
Home | News | All News | Reviews | Articles | Guides | Download | Expert Area | Forum | Site Info
Site best viewed at 1024x768+ - CDRINFO.COM 1998-2017 - All rights reserved -
Privacy policy - Contact Us .