Tuesday, March 28, 2017
Search
  
Submit your own News for
inclusion in our Site.
Click here...
Breaking News
Self-assembly Technique Could Solve Miniaturization Chip Making Issues
Prepare For Battle GeForce GTX Bundle Includes For Honor or Tom Clancy's Ghost Recon Wildlands Games
VIZIO's 2017 D-Series Smart TV Collection Includes 4K Ultra HD Support in Select Models
Facebook Attacks Snapchat With New Camera Features
China Tech Giant Tencent Buys 5 Percent Stake In Tesla
Hyundai Motor To Develop Its Own Automotive Chips
Razer "Paid to Play" Initiative to Reward Fans for Playing Games
Square Goes U.K
Active Discussions
Which of these DVD media are the best, most durable?
How to back up a PS2 DL game
Copy a protected DVD?
roxio issues with xp pro
Help make DVDInfoPro better with dvdinfomantis!!!
menu making
Optiarc AD-7260S review
cdrw trouble
 Home > News > PC Parts > Toshiba...
Last 7 Days News : SU MO TU WE TH FR SA All News

Wednesday, June 15, 2005
Toshiba, Sony Jointly Develop 45 nm Embedded DRAM Technology


At the 2005 Symposium on VLSI Technology event, Toshiba Corp. and Sony Corp. announced an embedded DRAM process technology, which they have jointly developed at the 45 nm node.

The companies achieved the cell size of 0.069 μm2 by introducing the following three key techniques.

Firstly, Toshiba and Sony expanded the trench bottom area using technology called bottle etching, while introducing high-permittivity Al203 coating for capacitor insulation. Capacitor volume per unit area has been boosted 60% as a result, and the companies secured the capacitor volume equivalent to that of an obsolete model, while reducing the size of a capacitor.

Secondly, the companies employed a hybrid architecture combining spin on dielectric (SOD) and high-density plasma Si02 coating for trench isolation. This architecture eased STI response, reduced joint leakage and improved charge retention property. The technology also enabled to embed high aspect ratio STI devices more easily than before.

Lastly, Toshiba and Sony used Ultra Shallow Buried Strap technology, which forms Ni-salicide at joints (straps) between capacitors and transistors. This technology reduced the dimensions of a strap part and removed additional processing previously needed for conventional process technology.


Previous
Next
Microsoft Post RAW Thumbnailer and Viewer        All News        Rambus to License XDR Technology to IBM
Toshiba Announces Portable and Stylish 17" Notebook     PC Parts News      Rambus to License XDR Technology to IBM

Get RSS feed Easy Print E-Mail this Message

Related News
Micron Establishes New Back-end Site DRAM in Taiwan
Toshiba Delays Earnings Report, Announces Recovery Plan
Toshiba Informs SK hynix of New Plan to Sell Memory Business
Foxconn Is Bidding for Toshiba Chip Business
MWC: Sony Adds Four New Photo-centric Smartphones To X-series
Toshiba Starts Sampling 64-Layer, 512-gigabit 3D Flash Memory
Toshiba Books $6.3 Billion Writedown, Chairman Resigns
Sony Unveils Pricing And Availability Of 2017 4K HDR Ultra HD TVs And Ultra HD Blu-ray Player
Toshiba Starts Construction of Fab 6 at Yokkaichi, Japan
Toshiba Announces First MN Series HDDs
Sony Develops the First 3-Layer Stacked CMOS Image Sensor with DRAM for Smartphones
SK hynix Bids for Stake in Toshiba's Memory Chip Business

Most Popular News
 
Home | News | All News | Reviews | Articles | Guides | Download | Expert Area | Forum | Site Info
Site best viewed at 1024x768+ - CDRINFO.COM 1998-2017 - All rights reserved -
Privacy policy - Contact Us .