Sunday, March 29, 2015
Search
  
Submit your own News for
inclusion in our Site.
Click here...
Breaking News
Microsoft Lists Windows 10-Compatible Phones
Intel in Talks to buy Altera: report
MediaTek Releases New High-end Smartphone Helio SoC
Google To Get Into The Operating Room
Data Requests To Microsoft Decreased
Google Defeated in English Court - Decision Opens Door for Litigation by Millions of British Apple Users
LG G4 Smartphone Coming Late April
BlackBerry Posts Quarterly Profit
Active Discussions
how to copy and move data files to dvd-rw
cdrw trouble
Need serious help!!!!
burning
nvidia 6200 review
Hello
Burning Multimedia in track 0
I'm lazy. Please help.
 Home > News > General Computing > Samsung...
Last 7 Days News : SU MO TU WE TH FR SA All News

Thursday, May 12, 2005
Samsung to Reduce Design Time for Nano-class ICs


Samsung Electronics Co., Ltd., has developed new diagnostic software for nano-class semiconductor products.

The new diagnostic software, ESCORT (Estimation of Chip Performance on Process Tolerance)/SRSIM (Samsung Reliability Simulator), assesses the semiconductor circuit design for potential errors in the early stages of designing nanometer-scale circuitry.

The new software can perform simulation in the preliminary design stage, detecting any potential design errors before moving on to the prototype stage. This will result in greatly reinforcing production of high-quality memory products, and reducing development time and costs.

Samsung's ESCORT software can significantly increase wafer yields through careful simulation in the early stages of the product development cycle. The Samsung SRSIM can estimate when the performance of transistors in memory chip circuits might deteriorate after a series of designated time-lapses.

The new diagnostic processes can be applied not only to memory products, but also to display drive ICs (DDI), CMOS image sensors (CIS) and system on chip (SoC) designs. By improving product yield and eliminating correction on mask, the ESCORT/SRSIM diagnostic software can shorten the product development time by at least four weeks, preventing unnecessary delays arising from a need to re-design any circuits. Based on reduced design time and increased wafer yields, the new software is projected to save as much as $30 million (U.S.) in development costs each year.


Previous
Next
Waitec Unveils High-Capacity Pocket HDD        All News        Toshiba Acquires Panasonic Shikoku Electronics' U.S. HDD Design Center
Waitec Unveils High-Capacity Pocket HDD     General Computing News      Toshiba Acquires Panasonic Shikoku Electronics' U.S. HDD Design Center

Get RSS feed Easy Print E-Mail this Message

Related News
Samsung Listed In Nvidia's Chip Providers
Samsung to Bring Microsoft Services on More Devices
Samsung Expands Its Lineup of Curved Monitors
Samsung Demonstrates Enterprise Platforms at CeBIT 2015
Samsung Strengthens Its SSD Business With New Apple Macbook Deal
Samsung Expands Digital Display Portfolio with YESCO Electronics Acquisition
Samsung Lost Top Position to Apple in Q4's Global Smartphone Market
Samsung Releases New Image Sensor and NFC IC For Mobile Devices
Crafted from Metal and Glass, Samsung Galaxy S6 and Galaxy S6 Edge Are Here
Samsung Says Semiconductor Technology Can Easily Scale Down to 5nm
Samsung To Showcase IoT, Network Functions Virtualization and 5G Technologies at MWC 2015
Samsung Introduces First 128-Gigabyte Universal Flash Storage for Smartphones

Most Popular News
 
Home | News | All News | Reviews | Articles | Guides | Download | Expert Area | Forum | Site Info
Site best viewed at 1024x768+ - CDRINFO.COM 1998-2015 - All rights reserved -
Privacy policy - Contact Us .