Tuesday, July 29, 2014
Search
  
Submit your own News for
inclusion in our Site.
Click here...
Breaking News
Microsoft Releases The Sharks Cove, A Raspberry Pi Alternative
EA Access for Xbox One Now Available
NVIDIA Rolls Out the GeForce 340.52 WHQL Driver
BlackBerry Strengthens Its Mobile Security Portfolio With The Acquisition of Secusmart
IBM, ACS And AT&T Claim Breakthrough In Elastic Cloud-to Cloud Networking
HP Says Internet of Things Devices Are Vulnerable to Attack
China Starts Anti-monopoly Investigation On Microsoft
Apple's MacBook Pros Now Come With Faster processors And More Memory
Active Discussions
help questions structure DVDR
Made video, won't play back easily
Questions durability monitor LCD
Questions fungus CD/DVD Media, Some expert engineer in optical media can help me?
CD, DVD and Blu-ray burning for Android in development
IBM supercharges Power servers with graphics chips
Werner Vogels: four cloud computing trends for 2014
Video editing software.
 Home > News > PC Parts > Elpida ...
Last 7 Days News : SU MO TU WE TH FR SA All News

Tuesday, January 18, 2005
Elpida Integrates Error Correction Circuit in DRAM


Elpida Memory, Inc has developed SSR (Super Self Refresh) technology which achieves a reduction in DRAM's self refresh current to about 1/60 that of the company's conventional product.

The company has also developed a 256-Mbit DDR synchronous DRAM (SDRAM) product, the EDD2516KCTA, using this technology. Elpida said this chip achieves the lowest self refresh current in the DDR SDRAM industry.

In an effort to reduce self refresh current, Elpida broadly extended the conventional model's internal refresh interval. When extending the refresh interval in the conventional DRAM, charge in capacitors becomes lost during the longer interval, and therefore causes imprecise readings. However, Elpida discovered that data only becomes garbled within some memory cells, which have a poor ability to preserve charge. The company accordingly integrated an error correction circuit in a DRAM device so that it could correct the data that becomes garbled under a longer refresh interval.

The EDD2516KCTA's data rate complies with DDR400. In other words, the maximum data rate per pin is 400Mbps. The company expects it to be used in applications such as car navigation systems, PDAs and Flash EEPROM discs. Its self refresh current (IDD6) is as low as 40m?A at 25 degrees, 150m?A at 70 degrees and 250muA at 85 degrees, compared to a large 3mA required by the conventional product (DDR SDRAM) at 0-70 degrees.

Production of the EDD2516KCTA uses 110nm CMOS process technology. The company has already started sample shipments, with volume production slated to start in March 2005. A 512Mb product, an MCP of this 256Mb chip, is also available.

From NE Asia Online



Previous
Next
Datawrite Media - CDRinfo's Tests        All News        HP rolls out Itanium 2 servers
AMD Reports Fourth Quarter and Annual Results     PC Parts News      AMD Announces Turion Processor

Source Link Get RSS feed Easy Print E-Mail this Message

Related News
Kingston Leads the DRAM Module Industry: TrendForce
Elpida Memory Becomes Micron Memory Japan
Mobile DRAM to Account for 40 Percent of DRAM Revenue in 2014
DRAM Trends For 2014
DRAM Market Reaches Maturity
Micron Acquires Elpida, Enhances Its DRAM Portfolio
Elpida Acquisition To Close This Month
Big Gains Forecast in Quarterly DRAM Selling Proces
DRAM Market Matures, Says IHS
Micron Closer To Elpida Memory Deal
Tokyo High Court Dismissed Creditor Appeals Against Elpida's Reorganization plan
Elpida Creditors Appeal Court's Approval of Company's Purchase

Most Popular News
 
Home | News | All News | Reviews | Articles | Guides | Download | Expert Area | Forum | Site Info
Site best viewed at 1024x768+ - CDRINFO.COM 1998-2014 - All rights reserved -
Privacy policy - Contact Us .